{"id":"https://openalex.org/W7163588929","doi":"https://doi.org/10.23919/date69613.2026.11539475","title":"Optimization of AND-Gate-Sparse Circuit Synthesis for Multi-party Computation Systems with Local Communications","display_name":"Optimization of AND-Gate-Sparse Circuit Synthesis for Multi-party Computation Systems with Local Communications","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163588929","doi":"https://doi.org/10.23919/date69613.2026.11539475"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539475","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137873449","display_name":"Yinfan Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yinfan Zhao","raw_affiliation_strings":["The University of Tokyo,Graduate School of Engineering,Tokyo,Japan,113-0032"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan,113-0032","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137915406","display_name":"Makoto Ikeda","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["The University of Tokyo,Graduate School of Engineering,Tokyo,Japan,113-0032"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan,113-0032","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.65114532,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.2962000072002411,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.2962000072002411,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.23109999299049377,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.11110000312328339,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46799999475479126},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.32519999146461487},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2939000129699707},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2851000130176544},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.25600001215934753}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6230999827384949},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46799999475479126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35749998688697815},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.32519999146461487},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2939000129699707},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2851000130176544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25690001249313354},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.25600001215934753},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.25130000710487366},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.24789999425411224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539475","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1493343761","https://openalex.org/W1582324226","https://openalex.org/W2063724771","https://openalex.org/W2536058570","https://openalex.org/W2798956405","https://openalex.org/W2944346404","https://openalex.org/W2945964968","https://openalex.org/W3092027738","https://openalex.org/W3094564468","https://openalex.org/W3187028412","https://openalex.org/W3205935641","https://openalex.org/W4285235413","https://openalex.org/W4391128898","https://openalex.org/W4411724893"],"related_works":[],"abstract_inverted_index":{"Multi-party":[0],"computation":[1],"(MPC)":[2],"based":[3],"on":[4],"secret":[5],"sharing":[6],"is":[7,34,55],"historically":[8],"bottlenecked":[9],"by":[10,92,102],"the":[11,31,52,56],"round":[12],"complexity":[13],"of":[14],"AND":[15,82,90],"gates,":[16],"prompting":[17],"previous":[18],"research":[19],"to":[20,80,94,96,104,107],"prioritize":[21],"AND-depth":[22],"minimization.":[23],"However,":[24],"this":[25,44],"strategy":[26],"targets":[27],"high-latency":[28],"networks":[29],"(e.g.,":[30],"Internet)":[32],"and":[33,76,98],"suboptimal":[35],"for":[36],"emerging":[37],"low-latency":[38,50],"environments":[39],"like":[40],"data":[41],"centers.":[42],"In":[43],"work,":[45],"we":[46],"demonstrate":[47],"that":[48,70],"in":[49],"settings,":[51],"AND-Gate":[53,61],"count":[54],"dominant":[57],"performance":[58],"factor,":[59],"outweighing":[60],"depth.":[62],"We":[63],"propose":[64],"an":[65,77],"automated":[66],"\"AND-Gate-Sparse\"":[67],"synthesis":[68],"flow":[69],"leverages":[71],"a":[72],"customized":[73],"cell":[74],"library":[75],"after-synthesis":[78],"process":[79],"minimize":[81],"count.":[83],"Experimental":[84],"results":[85],"show":[86],"our":[87],"approach":[88],"reduces":[89],"gates":[91],"up":[93],"30%":[95],"90%":[97],"improves":[99],"evaluation":[100],"time":[101],"23%":[103],"55%":[105],"compared":[106],"state-of-the-art":[108],"solutions.":[109]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-05T00:00:00"}