{"id":"https://openalex.org/W7163559307","doi":"https://doi.org/10.23919/date69613.2026.11539453","title":"Design for testability using mixed-polarity flip-flops and latches","display_name":"Design for testability using mixed-polarity flip-flops and latches","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163559307","doi":"https://doi.org/10.23919/date69613.2026.11539453"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539453","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003534953","display_name":"Lorenzo Lagostina","orcid":"https://orcid.org/0000-0002-6661-705X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Lorenzo Lagostina","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031451250","display_name":"Jordi Cortadella","orcid":"https://orcid.org/0000-0001-8114-250X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Cortadella","raw_affiliation_strings":["Universitat Politècnica de Catalunya,Department of Computer Science,Barcelona,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Politècnica de Catalunya,Department of Computer Science,Barcelona,Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137862485","display_name":"Mario R. Casu","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.57200903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7578999996185303,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7578999996185303,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.02879999950528145,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.028200000524520874,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.3379000127315521},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.28769999742507935},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.27630001306533813},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.2694999873638153},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.2587999999523163}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5727999806404114},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.3379000127315521},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.29679998755455017},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28769999742507935},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.27630001306533813},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2655999958515167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26030001044273376},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2574999928474426},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2556000053882599},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.2551000118255615}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539453","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1514283284","https://openalex.org/W2025340565","https://openalex.org/W2026531723","https://openalex.org/W2031970782","https://openalex.org/W2102101882","https://openalex.org/W2152406824","https://openalex.org/W2169827315","https://openalex.org/W2548431401","https://openalex.org/W2559500627","https://openalex.org/W2801200916","https://openalex.org/W2968433410","https://openalex.org/W3123829610","https://openalex.org/W3139143633","https://openalex.org/W3142628388","https://openalex.org/W4245410072","https://openalex.org/W4253405466","https://openalex.org/W4302084786","https://openalex.org/W4364322543","https://openalex.org/W4391406982","https://openalex.org/W4407476510"],"related_works":[],"abstract_inverted_index":{"Sequential":[0],"circuits":[1],"employing":[2],"a":[3,30,35,66,92,114,130,195],"combination":[4],"of":[5,28,73,100,109,113,178],"mixed-polarity":[6],"flip-flops":[7],"and":[8,20,76,106,126,174,180,200],"latches":[9,50,58],"allow":[10,142],"significant":[11],"improvements":[12],"in":[13,61,86,122,198],"clock":[14],"frequency":[15,104,172],"compared":[16],"to":[17,48,52,69,95,139,152,187],"useful":[18],"skew":[19],"retiming.":[21],"However,":[22],"no":[23],"work":[24,136],"addresses":[25],"the":[26,44,54,62,70,98,107,110,123,135,144,149,164,175,189,205],"task":[27],"enabling":[29],"scan-":[31],"based":[32],"test":[33,112,124,151],"on":[34,208],"circuit":[36],"optimized":[37],"with":[38,204],"such":[39],"techniques,":[40,78],"while":[41],"simultaneously":[42],"minimizing":[43],"area":[45,199],"overhead":[46],"due":[47],"shadow":[49],"used":[51,60],"complete":[53],"scan":[55,111,150],"chain":[56],"when":[57],"are":[59,82],"design.":[63,115],"This":[64,89],"poses":[65],"serious":[67],"limitation":[68],"industrial":[71],"application":[72],"mixed":[74],"FF":[75,181],"latch-based":[77],"since":[79],"post-fabrication":[80],"tests":[81],"an":[83],"unavoidable":[84],"step":[85],"IC":[87],"production.":[88],"paper":[90],"presents":[91],"macro-cell":[93],"structure":[94,167],"enable":[96],"both":[97],"exploitation":[99],"time":[101],"borrowing":[102],"for":[103,148],"optimization":[105,183,191],"execution":[108],"The":[116],"proposed":[117],"solution":[118],"requires":[119],"minimal":[120],"changes":[121],"setup":[125],"is":[127],"evaluated":[128],"using":[129],"recent":[131],"methodology,":[132],"Mix&Latch.":[133],"Moreover,":[134],"proposes":[137],"modifications":[138],"Mix&Latch":[140],"that":[141,163],"reusing":[143],"standard":[145],"cells":[146],"introduced":[147],"solve":[153],"hold":[154],"timing":[155],"violations,":[156],"avoiding":[157],"additional":[158],"hardware":[159],"overhead.":[160],"Results":[161],"show":[162],"lumped":[165],"cell":[166],"does":[168],"not":[169],"significantly":[170],"impact":[171,207],"gains,":[173],"ILP":[176],"formulation":[177],"latch":[179],"type":[182],"can":[184],"be":[185],"extended":[186],"cover":[188],"DFT":[190,206],"part,":[192],"ensuring":[193],"only":[194],"moderate":[196],"increase":[197],"power":[201],"consumption,":[202],"comparable":[203],"regular":[209],"FF-based":[210],"designs.":[211]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-05T00:00:00"}