{"id":"https://openalex.org/W7163513489","doi":"https://doi.org/10.23919/date69613.2026.11539414","title":"HoPart: Hop-Constrained Partitioning with Routing Support for Multi-FPGA Systems","display_name":"HoPart: Hop-Constrained Partitioning with Routing Support for Multi-FPGA Systems","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163513489","doi":"https://doi.org/10.23919/date69613.2026.11539414"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539414","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103240041","display_name":"Yuan Huang","orcid":"https://orcid.org/0000-0002-8011-3034"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Huang","raw_affiliation_strings":["Fuzhou University,School of Mathematics and Statistics,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fuzhou University,School of Mathematics and Statistics,China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137889405","display_name":"Longkun Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longkun Guo","raw_affiliation_strings":["Fuzhou University,School of Mathematics and Statistics,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fuzhou University,School of Mathematics and Statistics,China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136974466","display_name":"Weijie Fang","orcid":"https://orcid.org/0000-0003-2448-4786"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weijie Fang","raw_affiliation_strings":["Fuzhou University,School of Mathematics and Statistics,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fuzhou University,School of Mathematics and Statistics,China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107956287","display_name":"Jiawei Lin","orcid":"https://orcid.org/0000-0002-1624-5286"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Lin","raw_affiliation_strings":["Fuzhou University,School of Mathematics and Statistics,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fuzhou University,School of Mathematics and Statistics,China","institution_ids":["https://openalex.org/I80947539"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7117000222206116,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7117000222206116,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.1679999977350235,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08460000157356262,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.42899999022483826},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2485000044107437},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.24729999899864197},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.24379999935626984},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.24330000579357147}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6218000054359436},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.42899999022483826},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3046000003814697},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.28630000352859497},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2485000044107437},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.24729999899864197},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.24379999935626984},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.24330000579357147},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.24009999632835388},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.23829999566078186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539414","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321878","display_name":"Natural Science Foundation of Fujian Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2789489838","https://openalex.org/W2793619867","https://openalex.org/W2799501948","https://openalex.org/W2998727840","https://openalex.org/W3011427649","https://openalex.org/W3092111355","https://openalex.org/W3092302326","https://openalex.org/W3213962700","https://openalex.org/W4200036442","https://openalex.org/W4200512355","https://openalex.org/W4200585106","https://openalex.org/W4211082391","https://openalex.org/W4232904085","https://openalex.org/W4241856644","https://openalex.org/W4311230499","https://openalex.org/W4378800754","https://openalex.org/W4387377842","https://openalex.org/W4389159459","https://openalex.org/W4395028903","https://openalex.org/W4396976032","https://openalex.org/W4401568234","https://openalex.org/W4405718269","https://openalex.org/W4409211728","https://openalex.org/W4409282857"],"related_works":[],"abstract_inverted_index":{"Multi-FPGA":[0],"platforms":[1],"are":[2],"indispensable":[3],"for":[4],"VLSI":[5],"emulation":[6],"and":[7,23,34,37,83],"prototyping,":[8],"but":[9,30],"remain":[10],"fundamentally":[11],"constrained":[12],"by":[13,138],"limited":[14],"inter-FPGA":[15,152],"I/O":[16],"bandwidth.":[17],"Techniques":[18],"such":[19],"as":[20],"time-division":[21],"multiplexing":[22],"FPGA":[24],"hopping":[25],"partially":[26],"alleviate":[27],"this":[28,56],"bottleneck":[29],"substantially":[31],"increase":[32],"partitioning":[33,63],"routing":[35,92],"complexity":[36],"exacerbate":[38],"timing":[39,47],"closure.":[40],"As":[41],"modern":[42],"FPGA-based":[43],"applications":[44],"impose":[45],"stringent":[46],"budgets,":[48],"design":[49],"flows":[50],"must":[51],"be":[52],"explicitly":[53],"delay-aware.":[54],"In":[55,87],"paper,":[57],"we":[58,89],"present":[59],"HoPart,":[60],"a":[61,91],"Hop-constrained":[62],"approach":[64,75],"that":[65,94,132],"enforces":[66],"per-path":[67],"hop":[68],"limits.":[69],"A":[70],"core":[71],"ingredient":[72],"of":[73,80,99,151],"our":[74],"is":[76],"the":[77,97,144],"joint":[78],"optimization":[79],"path":[81,104,136],"delay":[82,121,137],"congestion":[84],"during":[85],"partitioning.":[86],"addition,":[88],"propose":[90],"algorithm":[93],"adaptively":[95],"adjusts":[96],"number":[98],"edges":[100],"(hops)":[101],"along":[102],"each":[103],"based":[105],"on":[106,116,122,127],"real-time":[107],"criticality":[108],"metrics.":[109],"This":[110],"strategy":[111],"reduces":[112,134],"interconnect":[113],"resource":[114],"usage":[115],"non-critical":[117],"paths":[118],"while":[119,147],"minimizing":[120],"timing-critical":[123],"ones.":[124],"Extensive":[125],"experiments":[126],"public":[128],"benchmark":[129],"suites":[130],"demonstrate":[131],"HoPart":[133],"maximum":[135],"up":[139],"to":[140],"30%":[141],"compared":[142],"with":[143],"state-of-the-art":[145],"MaPart,":[146],"maintaining":[148],"efficient":[149],"utilization":[150],"interconnect.":[153]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-05T00:00:00"}