{"id":"https://openalex.org/W7163583283","doi":"https://doi.org/10.23919/date69613.2026.11539384","title":"ARCSyn: Aging-Aware Accuracy-Reconfigurable Logic Synthesis","display_name":"ARCSyn: Aging-Aware Accuracy-Reconfigurable Logic Synthesis","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163583283","doi":"https://doi.org/10.23919/date69613.2026.11539384"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539384","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081656146","display_name":"Ruicheng Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruicheng Dai","raw_affiliation_strings":["Shanghai Jiao Tong University,Global College,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Global College,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129003843","display_name":"Feiyang Shu","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feiyang Shu","raw_affiliation_strings":["Shanghai Jiao Tong University,School of Integrated Circuits,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137879318","display_name":"Pengpeng Ren","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengpeng Ren","raw_affiliation_strings":["Shanghai Jiao Tong University,School of Integrated Circuits,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137867563","display_name":"Runsheng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runsheng Wang","raw_affiliation_strings":["Peking University,School of Integrated Circuits,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036572182","display_name":"Weikang Qian","orcid":"https://orcid.org/0000-0002-5129-9431"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weikang Qian","raw_affiliation_strings":["Shanghai Jiao Tong University,Global College,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Global College,China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7961000204086304,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7961000204086304,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.03530000150203705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.026000000536441803,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2856000065803528},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.2653000056743622},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.21320000290870667},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.2094999998807907}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5432999730110168},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34380000829696655},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3075999915599823},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2856000065803528},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28540000319480896},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.2653000056743622},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24950000643730164},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21369999647140503},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.21320000290870667},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.2094999998807907}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539384","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2020217519","https://openalex.org/W2110283673","https://openalex.org/W2115016937","https://openalex.org/W2115272425","https://openalex.org/W2134067926","https://openalex.org/W2166089199","https://openalex.org/W2244005500","https://openalex.org/W2346205343","https://openalex.org/W2396345169","https://openalex.org/W2553417306","https://openalex.org/W2589986623","https://openalex.org/W2625439172","https://openalex.org/W3083515282","https://openalex.org/W3198613190","https://openalex.org/W4205623694","https://openalex.org/W4210838722","https://openalex.org/W4233474994","https://openalex.org/W4245661807","https://openalex.org/W4366310743"],"related_works":[],"abstract_inverted_index":{"As":[0],"CMOS":[1],"technology":[2],"scales":[3],"down,":[4],"transistor":[5],"aging":[6,65],"has":[7],"become":[8],"a":[9],"major":[10],"threat":[11],"to":[12],"the":[13,40],"long-term":[14],"reliability":[15],"of":[16,56],"digital":[17],"circuits.":[18],"Existing":[19],"solutions,":[20],"such":[21],"as":[22],"aging-aware":[23,47],"synthesis":[24,49],"and":[25,60],"approximate":[26,61],"computing,":[27],"suffer":[28],"from":[29],"either":[30],"limited":[31],"optimization":[32],"space":[33],"or":[34],"early-stage":[35],"accuracy":[36],"loss.":[37],"To":[38],"address":[39],"above":[41],"limitations,":[42],"we":[43],"propose":[44],"ARCSyn,":[45],"an":[46],"logic":[48],"framework":[50],"that":[51,70],"generates":[52],"accuracy-reconfigurable":[53],"circuits":[54],"capable":[55],"switching":[57],"between":[58],"accurate":[59],"modes":[62],"depending":[63],"on":[64],"conditions.":[66],"Experimental":[67],"results":[68],"show":[69],"ARCSyn":[71],"effectively":[72],"extends":[73],"circuit":[74],"lifetime":[75],"by":[76],"9.5":[77],"times":[78],"while":[79],"satisfying":[80],"user-specified":[81],"error":[82],"constraints":[83],"with":[84],"only":[85],"3.72%":[86],"area":[87],"overhead.":[88]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-05T00:00:00"}