{"id":"https://openalex.org/W7163588294","doi":"https://doi.org/10.23919/date69613.2026.11539334","title":"GPU-Accelerated Efficient Transduction for Logic Optimization","display_name":"GPU-Accelerated Efficient Transduction for Logic Optimization","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163588294","doi":"https://doi.org/10.23919/date69613.2026.11539334"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539334","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026532546","display_name":"Zhuofan Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["CN","HK"],"is_corresponding":false,"raw_author_name":"Zhuofan Lin","raw_affiliation_strings":["HKUST Guangzhou,Thrust of Microelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HKUST Guangzhou,Thrust of Microelectronics","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I889458895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041371153","display_name":"Shiju Lin","orcid":"https://orcid.org/0000-0002-6556-7038"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["CN","HK"],"is_corresponding":false,"raw_author_name":"Shiju Lin","raw_affiliation_strings":["HKUST Guangzhou,Thrust of Microelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HKUST Guangzhou,Thrust of Microelectronics","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.64380995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3328999876976013,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3328999876976013,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.2630000114440918,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08950000256299973,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transduction","display_name":"Transduction (biophysics)","score":0.3813999891281128},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.24120000004768372},{"id":"https://openalex.org/keywords/constrained-optimization","display_name":"Constrained optimization","score":0.2353000044822693},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.22120000422000885},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.2160000056028366}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5490000247955322},{"id":"https://openalex.org/C15152581","wikidata":"https://www.wikidata.org/wiki/Q7833966","display_name":"Transduction (biophysics)","level":2,"score":0.3813999891281128},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2662000060081482},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25780001282691956},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.24120000004768372},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23680000007152557},{"id":"https://openalex.org/C55660270","wikidata":"https://www.wikidata.org/wiki/Q5164377","display_name":"Constrained optimization","level":2,"score":0.2353000044822693},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.22120000422000885},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.2160000056028366},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.21369999647140503}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539334","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4159776270389557}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W2037931040","https://openalex.org/W2100465945","https://openalex.org/W2943785906","https://openalex.org/W3092498068","https://openalex.org/W3197664379","https://openalex.org/W4200231758","https://openalex.org/W4200319213","https://openalex.org/W4280571788","https://openalex.org/W4280585795","https://openalex.org/W4285232152","https://openalex.org/W4293024130","https://openalex.org/W4323022469","https://openalex.org/W4379115843","https://openalex.org/W4386763846","https://openalex.org/W4386764462","https://openalex.org/W4389104870","https://openalex.org/W4390187368","https://openalex.org/W4393145469","https://openalex.org/W4401211242","https://openalex.org/W4401568607","https://openalex.org/W4404133655","https://openalex.org/W4404133674","https://openalex.org/W4404134028","https://openalex.org/W4404134120","https://openalex.org/W4404914820","https://openalex.org/W4406251082","https://openalex.org/W4409282490","https://openalex.org/W4409306210","https://openalex.org/W4410738240","https://openalex.org/W4412519360","https://openalex.org/W4414198336","https://openalex.org/W4414198981"],"related_works":[],"abstract_inverted_index":{"Transduction":[0],"is":[1,40,130],"a":[2,64],"powerful":[3],"method":[4,101],"for":[5,29,85],"high-effort":[6],"logic":[7],"optimization.":[8],"Unlike":[9],"many":[10],"local":[11],"heuristics":[12],"that":[13],"focus":[14],"on":[15,115],"area-decreasing":[16],"steps,":[17],"transduction":[18,39,67,96],"incorporates":[19],"area-increasing":[20],"transformations":[21],"to":[22,45,73,93],"restructure":[23],"circuits,":[24],"thereby":[25],"uncovering":[26],"unique":[27],"opportunities":[28],"subsequent":[30],"area":[31,37],"reductions.":[32],"Despite":[33],"its":[34,55],"potential":[35],"in":[36,98],"optimization,":[38],"computationally":[41],"expensive,":[42],"primarily":[43],"due":[44],"the":[46,75,94,116,120],"high":[47],"runtime":[48,56],"cost":[49],"of":[50,77,106,127],"computing":[51],"don\u2019t-cares.":[52],"To":[53],"reduce":[54],"and":[57,89],"make":[58],"it":[59],"more":[60],"practical,":[61],"we":[62],"present":[63],"GPU-accelerated":[65],"fast":[66],"algorithm.":[68],"We":[69],"first":[70],"explore":[71],"how":[72],"maximize":[74],"parallelism":[76],"transduction,":[78],"followed":[79],"by":[80],"GPU-friendly":[81],"kernel":[82],"optimization":[83],"techniques":[84],"reduced":[86],"memory":[87],"consumption":[88],"improved":[90],"performance.":[91],"Compared":[92],"state-of-the-art":[95],"implementation":[97],"ABC,":[99],"our":[100],"achieves":[102],"an":[103],"average":[104],"speedup":[105],"130\u00d7":[107],"while":[108],"delivering":[109],"superior":[110],"and-inverter":[111],"graph":[112],"(AIG)":[113],"results":[114],"large":[117],"benchmarks":[118],"from":[119],"IWLS2022":[121],"Programming":[122],"Contest.":[123],"The":[124],"source":[125],"code":[126],"this":[128],"work":[129],"available":[131],"at":[132],"https://github.com/Lin-HKUST-Guangzhou/gpu-transduction.":[133]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-05T00:00:00"}