{"id":"https://openalex.org/W7163588918","doi":"https://doi.org/10.23919/date69613.2026.11539309","title":"Substrate: A Statically Typed Framework for Designing Highly Configurable Analog and Mixed-Signal Circuit Generators","display_name":"Substrate: A Statically Typed Framework for Designing Highly Configurable Analog and Mixed-Signal Circuit Generators","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163588918","doi":"https://doi.org/10.23919/date69613.2026.11539309"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539309","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137888472","display_name":"Rahul Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Kumar","raw_affiliation_strings":["University of California,Dept. of Electrical Engineering and Computer Sciences,Berkeley,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Dept. of Electrical Engineering and Computer Sciences,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101877069","display_name":"Rohan Kumar","orcid":"https://orcid.org/0000-0002-3981-9414"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rohan Kumar","raw_affiliation_strings":["University of California,Dept. of Electrical Engineering and Computer Sciences,Berkeley,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Dept. of Electrical Engineering and Computer Sciences,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikoli\u0107","raw_affiliation_strings":["University of California,Dept. of Electrical Engineering and Computer Sciences,Berkeley,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,Dept. of Electrical Engineering and Computer Sciences,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.73817337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.3411000072956085,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.3411000072956085,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.12030000239610672,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.08240000158548355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.35019999742507935},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.34700000286102295},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.2865000069141388},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.28369998931884766},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.2721000015735626}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6255999803543091},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.35019999742507935},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.34700000286102295},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3027999997138977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3012999892234802},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.2865000069141388},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28369998931884766},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2721000015735626},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26409998536109924},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2599000036716461},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2572999894618988}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539309","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1806144281","https://openalex.org/W2013892605","https://openalex.org/W2157529519","https://openalex.org/W3084745515","https://openalex.org/W3186157315","https://openalex.org/W4313563782","https://openalex.org/W4384162028","https://openalex.org/W4411687726"],"related_works":[],"abstract_inverted_index":{"Analo":[0],"and":[1,11,21,79,105,115,141,149,158,186,188],"mixed-signal":[2],"(AMS)":[3],"integrated":[4],"circuit":[5,117],"design":[6,19,104,135,182],"is":[7],"often":[8,45],"a":[9,103,129,138,142,167],"time-consuming":[10],"costly":[12],"process,":[13],"due":[14,49],"in":[15,146,172],"part":[16],"to":[17,33,47,50,95,134,161,180],"manual":[18],"flows":[20],"long":[22],"layout":[23,80],"iterations.":[24],"A":[25],"number":[26],"of":[27,37,58,91,128,169],"tools":[28,43],"have":[29],"been":[30],"developed":[31],"aiming":[32],"automate":[34],"the":[35,83,97,125,159,163],"process":[36,184],"creating":[38,75,114],"AMS":[39],"designs.":[40],"However,":[41],"existing":[42],"are":[44],"difficult":[46],"use":[48,132],"unclear":[51],"application":[52],"programming":[53,85],"interfaces":[54],"(APIs),":[55],"limited":[56],"levels":[57,90],"abstraction,":[59,92],"or":[60],"insufficient":[61],"control":[62,101],"over":[63,102,170],"generated":[64],"collateral.":[65],"We":[66,108,131],"introduce":[67],"Substrate,":[68],"an":[69],"open-source,":[70],"statically":[71],"typed":[72],"framework":[73],"for":[74,112,122,137],"highly":[76],"configurable":[77],"schematic":[78],"generators":[81,136,176],"using":[82],"Rust":[84],"language.":[86],"Substrate":[87,133],"provides":[88],"multiple":[89],"allowing":[93],"designers":[94],"navigate":[96],"tradeoff":[98],"between":[99],"fine-grained":[100],"increased":[106],"automation.":[107],"also":[109],"describe":[110],"algorithms":[111],"programmatically":[113],"modifying":[116],"layouts,":[118],"including":[119],"two":[120],"methods":[121],"automatically":[123],"adjusting":[124],"aspect":[126,164],"ratio":[127,165],"layout.":[130],"StrongARM":[139],"comparator":[140],"programmable":[143],"resistor":[144],"bank":[145],"Skywater":[147],"130nm":[148],"Intel":[150],"16nm,":[151],"demonstrating":[152],"90":[153],"degree":[154],"rotation,":[155],"array":[156],"folding,":[157],"ability":[160,179],"change":[162],"by":[166],"factor":[168],"10":[171],"both":[173],"processes.":[174],"These":[175],"highlight":[177],"Substrate\u2019s":[178],"facilitate":[181],"reuse,":[183],"portability,":[185],"performance":[187],"area":[189],"optimization.":[190]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-05T00:00:00"}