{"id":"https://openalex.org/W7163516137","doi":"https://doi.org/10.23919/date69613.2026.11539196","title":"Breaking the BRAM Wall: Scalable Vina FPGA Acceleration via Distributed Grid Storage and Cross-Board Long-Ring Pipelines","display_name":"Breaking the BRAM Wall: Scalable Vina FPGA Acceleration via Distributed Grid Storage and Cross-Board Long-Ring Pipelines","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163516137","doi":"https://doi.org/10.23919/date69613.2026.11539196"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539196","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137898159","display_name":"Ankun Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ankun Tian","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137844094","display_name":"Shidi Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shidi Tang","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137841916","display_name":"Ruiqi Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ruiqi Chen","raw_affiliation_strings":["Vrije Universiteit Brussel,ETRO,Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel,ETRO,Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137846692","display_name":"Ming Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Ling","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.63519964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.12290000170469284,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.12290000170469284,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.11309999972581863,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.09880000352859497,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.5582000017166138},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5304999947547913},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5098999738693237},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.490200012922287},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.399399995803833},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.34709998965263367}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5916000008583069},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.5582000017166138},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5304999947547913},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5098999738693237},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.490200012922287},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45590001344680786},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.399399995803833},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.34709998965263367},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33160001039505005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3174000084400177},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.29760000109672546},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.28690001368522644},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2831999957561493},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26930001378059387},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.2687000036239624}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539196","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7214067578315735,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320324856","display_name":"Southeast University","ror":"https://ror.org/04ct4d772"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2050456292","https://openalex.org/W2092285329","https://openalex.org/W2134967712","https://openalex.org/W3031858395","https://openalex.org/W3035430964","https://openalex.org/W3131173727","https://openalex.org/W4200412744","https://openalex.org/W4308083513","https://openalex.org/W4312669283","https://openalex.org/W4319430668","https://openalex.org/W4328048996","https://openalex.org/W4388031346","https://openalex.org/W4392251585","https://openalex.org/W4394688967","https://openalex.org/W4394805339","https://openalex.org/W4400411243","https://openalex.org/W4402829784","https://openalex.org/W4410294943"],"related_works":[],"abstract_inverted_index":{"AutoDock":[0],"Vina":[1],"(Vina),":[2],"a":[3,68,81,104,109,117,132,170,206,210],"gold":[4],"standard":[5],"for":[6,112],"molecular":[7],"docking,":[8],"is":[9,80,159,182],"hampered":[10],"by":[11,21,60],"computational":[12],"expense.":[13],"Previous":[14],"FPGA":[15,172],"hardware":[16],"accelerators":[17],"were":[18],"fundamentally":[19],"constrained":[20],"an":[22],"on-chip":[23,47],"memory":[24,48],"bottleneck,":[25],"where":[26,136],"storing":[27],"large,":[28],"pre-computed":[29],"energy":[30,93,114],"grids":[31],"consumes":[32],"the":[33,45,55,92,100,147,160,164,186,192,196,202,214],"majority":[34],"of":[35,57,84,149,156,163],"BRAM":[36,101],"resources.":[37],"This":[38,65,153],"leads":[39],"to":[40,52,98],"imbalanced":[41],"resource":[42],"utilization,":[43],"as":[44],"exhausted":[46],"makes":[49],"it":[50],"impossible":[51],"further":[53],"increase":[54],"degree":[56],"intra-node":[58,119],"parallelism":[59,124],"instantiating":[61],"more":[62],"processing":[63],"units.":[64],"paper":[66],"introduces":[67],"novel,":[69],"scalable":[70],"multi-FPGA":[71],"architecture":[72,197],"that":[73],"systematically":[74],"removes":[75],"this":[76],"limitation.Our":[77],"architecture\u2019s":[78],"innovation":[79],"synergistic":[82,134],"combination":[83],"three":[85],"mechanisms.":[86],"First,":[87],"Distributed":[88],"Grid":[89],"Storage":[90],"partitions":[91],"grid":[94],"across":[95],"all":[96],"nodes":[97,138],"break":[99],"bottleneck.":[102],"Second,":[103],"Cross-Board":[105],"Long-Ring":[106],"Pipeline":[107],"creates":[108],"high-throughput":[110],"dataflow":[111],"distributed":[113],"calculations.":[115],"Third,":[116],"dynamic":[118],"scheduler":[120],"unlocks":[121],"massive":[122],"fine-grained":[123],"within":[125],"each":[126,150],"node.":[127,152],"Together,":[128],"these":[129],"mechanisms":[130],"create":[131],"powerful":[133],"effect":[135],"adding":[137],"not":[139],"only":[140],"increases":[141],"aggregate":[142],"throughput":[143],"but":[144],"also":[145],"enhances":[146],"performance":[148,167,181,200],"individual":[151],"intrinsic":[154],"amplification":[155],"per-node":[157],"capacity":[158],"direct":[161],"driver":[162],"system\u2019s":[165],"super-linear":[166,199],"scaling.Implemented":[168],"on":[169],"three-ZCU102":[171],"system":[173,204],"and":[174,188],"without":[175],"sacrificing":[176],"accuracy,":[177],"our":[178],"single-board":[179],"normalized":[180],"7.6\u00d7":[183],"faster":[184,190],"than":[185,191],"Vina-FPGA":[187],"1.95\u00d7":[189],"state-of-the-art":[193],"Vina-FPGA-Cluster.":[194],"Critically,":[195],"demonstrates":[198],"scaling:":[201],"three-board":[203],"achieves":[205],"3.7\u00d7":[207],"speedup":[208],"over":[209],"single":[211],"node,":[212],"outperforming":[213],"ideal":[215],"linear":[216],"3\u00d7":[217],"speedup.":[218]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-05T00:00:00"}