{"id":"https://openalex.org/W7163516853","doi":"https://doi.org/10.23919/date69613.2026.11539147","title":"Towards learning-based gate-level glitch analysis","display_name":"Towards learning-based gate-level glitch analysis","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163516853","doi":"https://doi.org/10.23919/date69613.2026.11539147"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539147","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064580408","display_name":"Anastasis Vagenas","orcid":"https://orcid.org/0000-0002-3024-3455"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Anastasis Vagenas","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041568803","display_name":"Dimitrios Garyfallou","orcid":"https://orcid.org/0000-0001-8616-2366"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Garyfallou","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5136477469","display_name":"George Stamoulis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Stamoulis","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.55349887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17499999701976776,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17499999701976776,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.14569999277591705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.13650000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.9595000147819519},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5418999791145325},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.4997999966144562},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43459999561309814},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4327000081539154},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4307999908924103}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.9595000147819519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5867000222206116},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.555899977684021},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5418999791145325},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.4997999966144562},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43459999561309814},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4327000081539154},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4307999908924103},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38769999146461487},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.31839999556541443},{"id":"https://openalex.org/C155032097","wikidata":"https://www.wikidata.org/wiki/Q798503","display_name":"Backpropagation","level":3,"score":0.31290000677108765},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3091999888420105},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.30720001459121704},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2596000134944916},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.25760000944137573}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539147","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326537","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2018207220","https://openalex.org/W2346205343","https://openalex.org/W2561516880","https://openalex.org/W3088655914","https://openalex.org/W3193931458","https://openalex.org/W4233601771","https://openalex.org/W4252948273","https://openalex.org/W4404788043"],"related_works":[],"abstract_inverted_index":{"In":[0,17],"advanced":[1],"technology":[2,77],"nodes,":[3],"accurate":[4,95],"glitch":[5,27,39,97,102],"modeling":[6],"is":[7],"crucial":[8],"for":[9,25],"designing":[10],"high-performance,":[11],"energy-efficient,":[12],"and":[13,44,65,99],"reliable":[14],"integrated":[15],"circuits.":[16],"this":[18],"work,":[19],"we":[20,48],"present":[21],"a":[22,83],"new":[23],"approach":[24,92],"gate-level":[26],"propagation":[28,42],"modeling,":[29],"employing":[30],"efficient":[31],"Artificial":[32],"Neural":[33],"Networks":[34],"(ANNs)":[35],"to":[36],"accurately":[37],"estimate":[38],"shape":[40],"characteristics,":[41],"delay,":[43],"power":[45],"consumption.":[46],"Moreover,":[47],"propose":[49],"an":[50],"iterative":[51],"workflow":[52],"that":[53,79],"integrates":[54],"our":[55,80,91],"models":[56],"into":[57],"standard":[58],"cell":[59],"libraries,":[60],"exploiting":[61],"the":[62],"available":[63],"accuracy":[64],"size":[66],"trade-off.":[67],"Experimental":[68],"results":[69],"on":[70],"gates":[71],"implemented":[72],"in":[73],"7":[74],"nm":[75],"FinFET":[76],"indicate":[78],"ANNs":[81],"exhibit":[82],"strong":[84],"correlation":[85],"with":[86],"SPICE":[87],"(R2over":[88],"0.99).":[89],"Therefore,":[90],"could":[93],"enable":[94],"full-chip":[96],"analysis":[98],"effectively":[100],"guide":[101],"reduction":[103],"techniques.":[104]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-05T00:00:00"}