{"id":"https://openalex.org/W7163559280","doi":"https://doi.org/10.23919/date69613.2026.11539069","title":"Hetero-ChipletSim: Bridging Chiplet, Interconnect and Packaging Heterogeneity in Multi-Chiplet System Simulation","display_name":"Hetero-ChipletSim: Bridging Chiplet, Interconnect and Packaging Heterogeneity in Multi-Chiplet System Simulation","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163559280","doi":"https://doi.org/10.23919/date69613.2026.11539069"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539069","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137860248","display_name":"Xuguang Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuguang Yuan","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022808670","display_name":"Jiangyuan Gu","orcid":"https://orcid.org/0000-0003-1190-7524"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangyuan Gu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137832437","display_name":"Qidie Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qidie Wu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101711449","display_name":"Yu Hu","orcid":"https://orcid.org/0000-0002-5081-7989"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Hu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137864492","display_name":"Shaojun Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137857597","display_name":"Shouyi Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.4081000089645386,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.4081000089645386,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.11060000211000443,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.09950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.7422999739646912},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5527999997138977},{"id":"https://openalex.org/keywords/integrated-circuit-packaging","display_name":"Integrated circuit packaging","score":0.35040000081062317},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.2948000133037567},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.26919999718666077}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.7422999739646912},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5527999997138977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46230000257492065},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.37130001187324524},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.35040000081062317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33250001072883606},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.2948000133037567},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28299999237060547},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.25459998846054077},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2535000145435333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539069","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2102032581","https://openalex.org/W2514838290","https://openalex.org/W2936567838","https://openalex.org/W2980104813","https://openalex.org/W3003453067","https://openalex.org/W3084147765","https://openalex.org/W3188178661","https://openalex.org/W3191540473","https://openalex.org/W3201169122","https://openalex.org/W3212994958","https://openalex.org/W4296209134","https://openalex.org/W4379116012","https://openalex.org/W4388727220","https://openalex.org/W4399448817","https://openalex.org/W4400063526","https://openalex.org/W4401880104","https://openalex.org/W7076050714"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1],"end":[2],"of":[3,59],"Moore\u2019s":[4],"Law,":[5],"multi-chiplet":[6,60],"systems":[7],"have":[8],"emerged":[9],"as":[10],"a":[11,38],"promising":[12],"solution":[13],"featuring":[14],"heterogeneity":[15],"across":[16],"chiplets,":[17],"interconnects":[18],"and":[19,51,56],"packaging.":[20],"Existing":[21],"simulators":[22],"lack":[23],"support":[24],"for":[25],"such":[26],"multi-level":[27],"heterogeneity,":[28],"making":[29],"accurate":[30,57],"architectural":[31],"exploration":[32],"difficult.":[33],"We":[34],"propose":[35],"Hetero-ChipletSim":[36],"(HCS),":[37],"simulation":[39],"methodology":[40],"that":[41],"directly":[42],"integrates":[43],"heterogeneous":[44,70],"chiplet":[45],"models":[46],"while":[47],"incorporating":[48],"die-to-die(D2D)":[49],"interconnect":[50],"packaging":[52],"effects,":[53],"enabling":[54],"fast":[55],"evaluation":[58],"systems.":[61],"Sensitivity":[62],"analysis":[63],"provides":[64],"insights":[65],"into":[66],"design":[67],"trade-offs":[68],"under":[69],"integration.":[71]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-05T00:00:00"}