{"id":"https://openalex.org/W4410583567","doi":"https://doi.org/10.23919/date64628.2025.10993214","title":"A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process","display_name":"A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583567","doi":"https://doi.org/10.23919/date64628.2025.10993214"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993214","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993214","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102143677","display_name":"Prashanth Mohan","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prashanth Mohan","raw_affiliation_strings":["Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027476228","display_name":"Siddharth Das","orcid":"https://orcid.org/0009-0002-7178-0086"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddharth Das","raw_affiliation_strings":["Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078208066","display_name":"Oguz Atli","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oguz Atli","raw_affiliation_strings":["Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5117630328","display_name":"Josh Joffrion","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104735","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210104735"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Josh Joffrion","raw_affiliation_strings":["Sandia National Laboratories,Albuquerque,USA"],"affiliations":[{"raw_affiliation_string":"Sandia National Laboratories,Albuquerque,USA","institution_ids":["https://openalex.org/I4210104735"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000377660","display_name":"Ken Mai","orcid":"https://orcid.org/0000-0002-9096-8757"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Mai","raw_affiliation_strings":["Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102143677"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.7181,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.71559266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8847113847732544},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7486006021499634},{"id":"https://openalex.org/keywords/hardening","display_name":"Hardening (computing)","score":0.5473218560218811},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5183233022689819},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5157690048217773},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4803265631198883},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4184873402118683},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3858889043331146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3823258876800537},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1828305423259735},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.16032302379608154},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09211307764053345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.057997167110443115}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8847113847732544},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7486006021499634},{"id":"https://openalex.org/C44255700","wikidata":"https://www.wikidata.org/wiki/Q978423","display_name":"Hardening (computing)","level":3,"score":0.5473218560218811},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5183233022689819},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5157690048217773},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4803265631198883},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4184873402118683},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3858889043331146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3823258876800537},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1828305423259735},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.16032302379608154},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09211307764053345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.057997167110443115},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10993214","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993214","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1567490303","https://openalex.org/W2050431855","https://openalex.org/W2118998611","https://openalex.org/W2123920772","https://openalex.org/W2161033118","https://openalex.org/W2166448630","https://openalex.org/W2620655611","https://openalex.org/W2945209846","https://openalex.org/W3007361144","https://openalex.org/W3199932465","https://openalex.org/W4386790145"],"related_works":["https://openalex.org/W2108400598","https://openalex.org/W2038480737","https://openalex.org/W2025041939","https://openalex.org/W4221123967","https://openalex.org/W2047736125","https://openalex.org/W2944950085","https://openalex.org/W2904503064","https://openalex.org/W2130033702","https://openalex.org/W2363634100","https://openalex.org/W3140581668"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,69,89,100,161,176],"soft":[3,41,117],"error":[4,42,92,118,132,178],"tolerant":[5],"flip-flop":[6],"(FF)":[7],"design":[8],"to":[9,115,144,155],"protect":[10],"configuration":[11,53,70],"storage":[12,38,54,86],"cells":[13],"in":[14,21],"standard":[15,106,146],"cell-based":[16],"em-bedded":[17],"FPGA":[18],"fabrics":[19],"used":[20],"SoC":[22],"designs.":[23],"Traditional":[24],"rad-hard":[25],"FFs":[26],"such":[27],"as":[28,84],"DICE":[29,109,158],"and":[30,44,65,81,111,148],"Triple":[31],"Modular":[32],"Redundant":[33],"(TMR)":[34],"use":[35],"additional":[36],"redundant":[37,85],"nodes":[39],"for":[40,91],"tolerance":[43],"hence":[45],"incur":[46],"high":[47],"area":[48],"overheads.":[49],"Since":[50],"the":[51,57,61,79,126,131,145,156,165,172],"eFPGA":[52],"is":[55,63,71,168],"static,":[56],"master":[58,80],"latch":[59],"of":[60,140,151],"FF":[62,77,96,113,128,159,167,174],"transparent":[64],"unused,":[66],"except":[67],"when":[68],"loaded.":[72],"The":[73,94,120],"proposed":[74],"dual-storage-mode":[75],"(DSM)":[76],"reuses":[78],"slave":[82],"latches":[83],"along":[87,104],"with":[88,105,160,175],"C-element":[90],"correction.":[93],"DSM":[95,127,166],"was":[97],"fabricated":[98],"on":[99],"22nm":[101],"FinFET":[102],"process":[103],"D-FF,":[107],"pulse":[108,157],"FF,":[110],"TMR":[112,173],"designs":[114],"evaluate":[116],"tolerance.":[119],"radiation":[121],"test":[122],"results":[123],"show":[124],"that":[125],"can":[129],"reduce":[130],"cross":[133,179],"section":[134],"by":[135],"more":[136],"than":[137,171],"three":[138],"orders":[139,150],"magnitude":[141,152],"(3735X)":[142],"compared":[143,154],"D-FF":[147],"two":[149],"(455X)":[153],"comparable":[162],"area.":[163],"Furthermore,":[164],"42%":[169],"smaller":[170],"similar":[177],"section.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}