{"id":"https://openalex.org/W4410582565","doi":"https://doi.org/10.23919/date64628.2025.10993209","title":"SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture","display_name":"SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410582565","doi":"https://doi.org/10.23919/date64628.2025.10993209"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993209","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011692177","display_name":"Yanfeng Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yanfeng Yang","raw_affiliation_strings":["School of Microelectronics, South China University of Technology,Guangzhou,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology,Guangzhou,China","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101519512","display_name":"Yi Zou","orcid":"https://orcid.org/0000-0001-9693-047X"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Zou","raw_affiliation_strings":["School of Microelectronics, South China University of Technology,Guangzhou,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology,Guangzhou,China","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108019228","display_name":"Z.L. Xue","orcid":"https://orcid.org/0009-0006-8313-0784"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhibiao Xue","raw_affiliation_strings":["School of Microelectronics, South China University of Technology,Guangzhou,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology,Guangzhou,China","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101925068","display_name":"Liuyang Zhang","orcid":"https://orcid.org/0000-0002-0160-0636"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liuyang Zhang","raw_affiliation_strings":["Hungzhou International Innovation Institute, Beihang University,National Key Laboratory of Spintronics,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Hungzhou International Innovation Institute, Beihang University,National Key Laboratory of Spintronics,Hangzhou,China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5011692177"],"corresponding_institution_ids":["https://openalex.org/I90610280"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1187249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8525222539901733},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7268389463424683},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6820666193962097},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6193235516548157},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5753715634346008},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5183966755867004},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4576813578605652},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3580445945262909}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8525222539901733},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7268389463424683},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6820666193962097},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6193235516548157},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5753715634346008},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5183966755867004},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4576813578605652},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3580445945262909},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10993209","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W4313289674","https://openalex.org/W4313887270","https://openalex.org/W4385192476","https://openalex.org/W4400411245","https://openalex.org/W4402186976"],"related_works":["https://openalex.org/W2000785801","https://openalex.org/W986318368","https://openalex.org/W2384410913","https://openalex.org/W2352878646","https://openalex.org/W2004734601","https://openalex.org/W2287264064","https://openalex.org/W2130149817","https://openalex.org/W2990194547","https://openalex.org/W1480123525","https://openalex.org/W4401278057"],"abstract_inverted_index":{"This":[0],"study":[1],"introduces":[2],"HWCIM,":[3],"a":[4,10],"SRAM-based":[5,25],"Computing-In-Memory":[6],"core,":[7],"and":[8,20,43,53,66],"SHWCIM,":[9],"CIM-capable":[11],"Coarse-Grained":[12],"Reconfigurable":[13],"Architecture,":[14],"to":[15,45,50],"enhance":[16],"re-source":[17],"utilization,":[18],"multi-functionality,":[19],"on-chip":[21],"memory":[22],"size":[23],"in":[24],"CIM":[26,52],"designs.":[27],"Evaluated":[28],"using":[29],"the":[30,72],"SMIC":[31],"55nm":[32],"process,":[33],"HWCIM":[34],"achieves":[35],"1.6x":[36],"lower":[37],"power,":[38],"2.8x":[39],"higher":[40],"energy":[41,70],"efficiency,":[42],"up":[44],"4.1x":[46],"smaller":[47],"area":[48],"compared":[49],"previous":[51],"CGRA":[54],"works.":[55],"Additionally,":[56],"SHWCIM":[57],"delivers":[58],"an":[59],"average":[60],"105.9x":[61],"speedup":[62],"over":[63],"existing":[64],"CGRAs":[65],"consumes":[67],"2-5x":[68],"less":[69],"than":[71],"Nvidia":[73],"A40":[74],"GPU":[75],"on":[76],"realistic":[77],"workloads.":[78]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}