{"id":"https://openalex.org/W4410582915","doi":"https://doi.org/10.23919/date64628.2025.10993136","title":"INTO-OA: Interpretable Topology Optimization for Operational Amplifiers","display_name":"INTO-OA: Interpretable Topology Optimization for Operational Amplifiers","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410582915","doi":"https://doi.org/10.23919/date64628.2025.10993136"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993136","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080136446","display_name":"Juanyan Shen","orcid":"https://orcid.org/0009-0009-2362-0361"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jinyi Shen","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101411514","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0001-9604-913X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["School of Computer Science, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039204202","display_name":"Zhaori Bi","orcid":"https://orcid.org/0000-0002-7315-3150"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaori Bi","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037328458","display_name":"Changhao Yan","orcid":"https://orcid.org/0000-0002-8936-3945"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changhao Yan","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5080136446"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13574655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11115","display_name":"Topology Optimization in Engineering","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/2205","display_name":"Civil and Structural Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11115","display_name":"Topology Optimization in Engineering","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/2205","display_name":"Civil and Structural Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9541000127792358,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9312999844551086,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/topology-optimization","display_name":"Topology optimization","score":0.6432530879974365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6076894998550415},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5883762240409851},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4720029830932617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1722739338874817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16679435968399048},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1454944908618927},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.12942487001419067}],"concepts":[{"id":"https://openalex.org/C189216461","wikidata":"https://www.wikidata.org/wiki/Q2443456","display_name":"Topology optimization","level":3,"score":0.6432530879974365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6076894998550415},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5883762240409851},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4720029830932617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1722739338874817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16679435968399048},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1454944908618927},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.12942487001419067},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10993136","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1341937779","display_name":null,"funder_award_id":"2020YFA0711900,2020YFA0711901","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G8301753929","display_name":null,"funder_award_id":"62474050,62304052,62141407,92473207,62474051,92373207,62090025","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1877114766","https://openalex.org/W1999357165","https://openalex.org/W2020763844","https://openalex.org/W2099549006","https://openalex.org/W2109443454","https://openalex.org/W2124081222","https://openalex.org/W2769791151","https://openalex.org/W2911472431","https://openalex.org/W3092618035","https://openalex.org/W3213817780","https://openalex.org/W4213423202","https://openalex.org/W4280536221","https://openalex.org/W4321021655","https://openalex.org/W4384785540","https://openalex.org/W4385154425","https://openalex.org/W4401070628","https://openalex.org/W4401568729","https://openalex.org/W6681029592","https://openalex.org/W6682119758","https://openalex.org/W6790224847"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2046491619","https://openalex.org/W2389142552","https://openalex.org/W2239929624","https://openalex.org/W2081304691","https://openalex.org/W2127556255","https://openalex.org/W3018492858","https://openalex.org/W279903623"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"INTO-OA,":[3],"an":[4],"interpretable":[5,97],"topology":[6,25,126],"optimization":[7,127],"method":[8,31],"for":[9],"operational":[10],"amplifiers":[11],"(op-amps).":[12],"We":[13],"propose":[14],"a":[15,33,48,56,111,120],"Bayesian":[16],"optimization-based":[17],"approach":[18],"to":[19,43,66,113,122,130],"effectively":[20],"explore":[21],"the":[22,39,79,96],"high-dimensional,":[23],"discrete":[24],"design":[26],"space":[27],"of":[28,81,99],"op-amps.":[29],"Our":[30],"integrates":[32],"Gaussian":[34],"process":[35],"surrogate":[36],"model":[37],"with":[38,64,88],"Weisfeiler-Lehman":[40],"graph":[41,51],"kernel":[42],"extract":[44],"structural":[45],"features":[46],"from":[47],"dedicated":[49],"circuit":[50,82],"representation.":[52],"It":[53],"also":[54],"employs":[55],"candidate":[57],"generation":[58],"strategy":[59],"that":[60,105],"combines":[61],"random":[62],"sampling":[63],"mutation":[65],"balance":[67],"global":[68],"exploration":[69],"and":[70,94,119],"local":[71],"exploitation.":[72],"Additionally,":[73],"INTO-OA":[74,106],"enhances":[75],"interpretability":[76],"by":[77],"assessing":[78],"impact":[80],"structures":[83],"on":[84],"performance,":[85,118],"providing":[86],"designers":[87],"valuable":[89],"insights":[90],"into":[91],"generated":[92],"topologies":[93],"enabling":[95],"refinement":[98],"existing":[100],"designs.":[101],"Experimental":[102],"results":[103],"demonstrate":[104],"achieves":[107],"higher":[108],"success":[109],"rates,":[110],"1.84\u00d7":[112],"19.10x":[114],"improvement":[115],"in":[116,125],"op-amp":[117],"3.20x":[121],"14.33\u00d7":[123],"increase":[124],"efficiency":[128],"compared":[129],"state-of-the-art":[131],"methods.":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}