{"id":"https://openalex.org/W4410553271","doi":"https://doi.org/10.23919/date64628.2025.10993104","title":"Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection","display_name":"Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410553271","doi":"https://doi.org/10.23919/date64628.2025.10993104"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993104","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5117619846","display_name":"Xizhe Shil","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xizhe Shil","raw_affiliation_strings":["School of Integrated Circuits, Peking University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039573083","display_name":"Zizheng Guo","orcid":"https://orcid.org/0000-0002-0724-5356"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zizheng Guo","raw_affiliation_strings":["School of Integrated Circuits, Peking University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["School of Integrated Circuits, Peking University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115694734","display_name":"Runsheng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runsheng Wang","raw_affiliation_strings":["School of Integrated Circuits, Peking University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062886480","display_name":"Ru Huang","orcid":"https://orcid.org/0000-0002-8146-4821"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Huang","raw_affiliation_strings":["School of Integrated Circuits, Peking University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5117619846"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":2.4442,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.85490859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.7029989957809448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6057063341140747},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48062294721603394},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.45470696687698364},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1442599594593048},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13474902510643005},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13325905799865723}],"concepts":[{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.7029989957809448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6057063341140747},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48062294721603394},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.45470696687698364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1442599594593048},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13474902510643005},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13325905799865723},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10993104","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1169248078","display_name":null,"funder_award_id":"T2293701","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6847781164","display_name":null,"funder_award_id":"B18001","funder_id":"https://openalex.org/F4320327912","funder_display_name":"Higher Education Discipline Innovation Project"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327912","display_name":"Higher Education Discipline Innovation Project","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1981379028","https://openalex.org/W2047222183","https://openalex.org/W2113557950","https://openalex.org/W2118382442","https://openalex.org/W2123021960","https://openalex.org/W2248975694","https://openalex.org/W2979377739","https://openalex.org/W3036228729","https://openalex.org/W3082610577","https://openalex.org/W3142628388","https://openalex.org/W4210387736","https://openalex.org/W4238424602","https://openalex.org/W4244015912","https://openalex.org/W4247329023"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2353997301"],"abstract_inverted_index":{"Latch":[0],"loops":[1,23,159],"introduce":[2],"feedback":[3],"cycles":[4],"in":[5,16,31,60,149,160],"timing":[6,10,14,32,62,156],"graphs":[7],"for":[8],"static":[9],"analysis":[11],"(STA),":[12],"disrupting":[13],"propagation":[15,33,113],"topological":[17],"order.":[18],"Existing":[19],"timers":[20],"handle":[21],"latch":[22],"by":[24,83],"checking":[25],"the":[26,46,56,61,95,127,136,145],"convergence":[27],"of":[28,37,58,89,147],"global":[29,138],"iterations":[30,119],"without":[34],"lookahead":[35],"detection":[36],"divergent":[38,158],"loops.":[39],"Such":[40],"a":[41,85],"strategy":[42,124],"ends":[43],"up":[44],"with":[45],"worst-case":[47],"runtime":[48,128],"complexity":[49,129],"<tex":[50,131,141],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51,132,142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$O(n^{2})$</tex>,":[52],"where":[53,140],"n":[54,70],"is":[55,144],"number":[57,146],"pins":[59,148],"graph.":[63],"This":[64,123],"can":[65],"be":[66],"extremely":[67],"time-consuming,":[68],"when":[69],"goes":[71],"to":[72,130],"millions":[73],"and":[74,100,171,176],"beyond.":[75],"In":[76],"this":[77,81],"paper,":[78],"we":[79,93,107],"address":[80],"challenge":[82],"proposing":[84],"new":[86],"algorithm":[87],"consisting":[88],"two":[90],"steps.":[91],"First,":[92],"identify":[94],"strongly":[96],"connected":[97],"components":[98],"(SCCs)":[99],"levelize":[101],"them":[102],"into":[103],"different":[104],"stages.":[105],"Second,":[106],"implement":[108],"parallelized":[109],"arrival":[110],"time":[111],"(AT)":[112],"between":[114],"SCCs":[115],"while":[116],"conducting":[117],"sequential":[118],"inside":[120],"each":[121,150],"SCC.":[122,151],"significantly":[125],"reduces":[126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$O\\left(\\sum_i":[133],"k_i^2\\right)$</tex>":[134],"from":[135],"previous":[137],"propagation,":[139],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$k_{i}$</tex>":[143],"Our":[152],"timer":[153],"also":[154],"detects":[155],"information":[157],"advance,":[161],"avoiding":[162],"over-iteration.":[163],"Experimental":[164],"results":[165],"on":[166,178],"industrial":[167],"designs":[168],"demonstrate":[169],"10.31\u00d7":[170],"8.77\u00d7":[172],"speed-up":[173],"over":[174],"PrimeTime":[175],"OpenSTA":[177],"average,":[179],"respectively.":[180]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}