{"id":"https://openalex.org/W4410583317","doi":"https://doi.org/10.23919/date64628.2025.10993051","title":"UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE","display_name":"UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583317","doi":"https://doi.org/10.23919/date64628.2025.10993051"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993051","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100661130","display_name":"Yuying Zhang","orcid":"https://orcid.org/0000-0002-9084-7250"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Yuying Zhang","raw_affiliation_strings":["Hong Kong University of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Hong Kong University of Science and Technology","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024130730","display_name":"Sharad Sinha","orcid":"https://orcid.org/0000-0002-4532-2017"},"institutions":[{"id":"https://openalex.org/I4210112052","display_name":"Indian Institute of Technology Goa","ror":"https://ror.org/02v7trd43","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210112052"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sharad Sinha","raw_affiliation_strings":["Indian Institute of Technology (IIT) Goa"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology (IIT) Goa","institution_ids":["https://openalex.org/I4210112052"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013248987","display_name":"Jiang Xu","orcid":"https://orcid.org/0000-0001-9089-7752"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jiang Xu","raw_affiliation_strings":["Hong Kong University of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Hong Kong University of Science and Technology","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100653327","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-1059-3642"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Hong Kong University of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Hong Kong University of Science and Technology","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100661130"],"corresponding_institution_ids":["https://openalex.org/I200769079"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14901856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11749","display_name":"Iterative Learning Control Systems","score":0.7211999893188477,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11749","display_name":"Iterative Learning Control Systems","score":0.7211999893188477,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6301000118255615,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6222000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/torus","display_name":"Torus","score":0.6847481727600098},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6565032005310059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5971945524215698},{"id":"https://openalex.org/keywords/unit","display_name":"Unit (ring theory)","score":0.47997403144836426},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41389885544776917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3391694128513336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3244801461696625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3223913908004761},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1187421977519989}],"concepts":[{"id":"https://openalex.org/C9767117","wikidata":"https://www.wikidata.org/wiki/Q12510","display_name":"Torus","level":2,"score":0.6847481727600098},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6565032005310059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5971945524215698},{"id":"https://openalex.org/C122637931","wikidata":"https://www.wikidata.org/wiki/Q118084","display_name":"Unit (ring theory)","level":2,"score":0.47997403144836426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41389885544776917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3391694128513336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3244801461696625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3223913908004761},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1187421977519989},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C145420912","wikidata":"https://www.wikidata.org/wiki/Q853077","display_name":"Mathematics education","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date64628.2025.10993051","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-160529","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-160529","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W61921658","https://openalex.org/W913176383","https://openalex.org/W2152926062","https://openalex.org/W2255431140","https://openalex.org/W2309997581","https://openalex.org/W2554750353","https://openalex.org/W2768174108","https://openalex.org/W2768505000","https://openalex.org/W2794888826","https://openalex.org/W2912213068","https://openalex.org/W2942255051","https://openalex.org/W3127843656","https://openalex.org/W4293024101","https://openalex.org/W4307925365","https://openalex.org/W4308090449","https://openalex.org/W4388857848","https://openalex.org/W4389476188","https://openalex.org/W4389664577","https://openalex.org/W4391092603","https://openalex.org/W4393406998","https://openalex.org/W4400378670","https://openalex.org/W6778434676","https://openalex.org/W6851200777"],"related_works":["https://openalex.org/W2167530280","https://openalex.org/W3124916295","https://openalex.org/W2022411416","https://openalex.org/W2146447767","https://openalex.org/W1487790116","https://openalex.org/W3197597876","https://openalex.org/W4248544590","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Fully":[0],"Homomorphic":[1],"Encryption":[2],"(FHE)":[3],"has":[4],"emerged":[5],"as":[6],"a":[7,100,119],"promising":[8],"solution":[9],"for":[10,48,106,122,186,190],"the":[11,41,45,53,140,156,160,191,217,231,238,248],"secure":[12],"computation":[13,115],"on":[14,37,79,216],"encrypted":[15,42],"data":[16,59],"without":[17],"leaking":[18],"user":[19],"privacy.":[20],"Among":[21],"various":[22,80,205],"FHE":[23,26],"schemes,":[24],"Torus":[25],"(TFHE)":[27],"distinguishes":[28],"itself":[29],"by":[30,137,146],"its":[31,69,226],"ability":[32],"to":[33,68,174,230],"perform":[34],"exact":[35],"computations":[36],"non-linear":[38],"functions":[39],"within":[40],"domain,":[43],"satisfying":[44],"crucial":[46],"requirement":[47],"privacy-preserving":[49],"AI":[50],"applications.":[51],"However,":[52],"high":[54],"computational":[55],"overhead":[56],"and":[57,72,91,102,139,178,182,202,208,234,242,259],"strong":[58],"dependency":[60],"in":[61,86,110,194],"TFHE's":[62],"bootstrapping":[63],"process":[64],"present":[65],"significant":[66],"challenges":[67],"practical":[70],"adoption":[71],"efficient":[73],"hardware":[74,81],"implementation.":[75],"Existing":[76],"TFHE":[77,195],"accelerators":[78],"platforms":[82],"still":[83],"face":[84],"limitations":[85],"terms":[87],"of":[88,143,153,159,240],"performance,":[89],"flexibility,":[90],"area":[92,257],"efficiency.":[93],"In":[94,245],"this":[95],"work,":[96],"we":[97],"propose":[98],"UNIT,":[99],"novel":[101],"highly":[103,183,200],"unified":[104,120],"accelerator":[105,213],"Programmable":[107],"Bootstrapping":[108],"(PBS)":[109],"TFHE,":[111],"featuring":[112],"carefully":[113],"designed":[114],"units.":[116],"We":[117],"introduce":[118],"architecture":[121],"negacyclic":[123],"(inverse)":[124],"number":[125,162],"theoretic":[126,163],"transform":[127,164],"(I)NTT":[128],"with":[129,237,247,264],"fused":[130],"twisting":[131],"steps,":[132],"which":[133,168],"reduces":[134],"computing":[135],"resources":[136],"33%":[138],"memory":[141,176],"utilization":[142],"pre-stored":[144],"factors":[145],"nearly":[147],"66":[148],"%.":[149],"Another":[150],"key":[151],"feature":[152],"UNIT":[154,198,253],"is":[155,188,199,214],"innovative":[157],"design":[158],"monomial":[161],"unit,":[165],"called":[166],"OF-MNTT,":[167],"leverages":[169],"on-the-fly":[170],"twiddle":[171],"factor":[172],"generation":[173],"eliminate":[175],"traffic":[177],"overhead.":[179],"This":[180],"memory-efficient":[181],"parallelizable":[184],"approach":[185],"MNTT":[187],"proposed":[189,212],"first":[192],"time":[193],"acceleration.":[196],"Furthermore,":[197],"reconfigurable":[201],"scalable,":[203],"supporting":[204],"parameter":[206],"sets":[207],"performance-resource":[209],"requirements.":[210],"Our":[211],"evaluated":[215],"Xilinx":[218],"Alveo":[219],"U250":[220],"FPGA":[221,251],"platform.":[222],"Experimental":[223],"results":[224],"demonstrate":[225],"superior":[227],"performance":[228],"compared":[229],"state-of-the-art":[232],"GPU":[233],"FPGA-based":[235],"implementations":[236],"improvement":[239],"8.3x":[241],"3.63x,":[243],"respectively.":[244],"comparison":[246],"most":[249],"advanced":[250],"implementation,":[252],"achieves":[254],"30%":[255],"enhanced":[256],"efficiency":[258],"3.2":[260],"x":[261],"reduced":[262],"power":[263],"much":[265],"better":[266],"flexibility.":[267]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}