{"id":"https://openalex.org/W4410583348","doi":"https://doi.org/10.23919/date64628.2025.10992963","title":"AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA","display_name":"AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583348","doi":"https://doi.org/10.23919/date64628.2025.10992963"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992963","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100405183","display_name":"Zhenyu Liu","orcid":"https://orcid.org/0000-0003-0251-3267"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhenyu Liu","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100859909","display_name":"Xilang Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xilang Zhou","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Faxian Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Faxian Sun","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103098516","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0003-4286-9292"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100366737","display_name":"Kun Wang","orcid":"https://orcid.org/0000-0003-4180-6150"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Wang","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100405183"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.6758,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70462176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8201152086257935},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7611184120178223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7572872638702393},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.7227556109428406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5223932266235352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44883981347084045},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37262535095214844},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12276566028594971},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05605059862136841}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8201152086257935},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7611184120178223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7572872638702393},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.7227556109428406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5223932266235352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44883981347084045},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37262535095214844},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12276566028594971},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05605059862136841},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10992963","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2067523571","https://openalex.org/W2442974303","https://openalex.org/W2606722458","https://openalex.org/W3017521908","https://openalex.org/W3122286897","https://openalex.org/W3190092209","https://openalex.org/W3211485653","https://openalex.org/W3212403328","https://openalex.org/W3212604410","https://openalex.org/W4312121047","https://openalex.org/W4318541578","https://openalex.org/W4385245566","https://openalex.org/W4389491877","https://openalex.org/W4393406930","https://openalex.org/W4394871707","https://openalex.org/W4401211704","https://openalex.org/W4409282869"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2389214306","https://openalex.org/W4401278057","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0,36,49],"self-attention":[1],"mechanism":[2,27],"is":[3,140],"a":[4,31,72,119,166,190],"fundamental":[5],"component":[6],"within":[7,131],"transformer-based":[8],"models.":[9],"Nowadays,":[10],"as":[11],"the":[12,25,68,113,132,158,172],"length":[13],"of":[14],"sequences":[15],"processed":[16],"by":[17,161,177],"large":[18,114],"language":[19],"models":[20],"(LLMs)":[21],"continues":[22],"to":[23,125,171],"increase,":[24],"attention":[26,53,69,100,148],"has":[28],"gradually":[29],"become":[30],"bottleneck":[32],"in":[33,107,142,185],"model":[34],"inference.":[35],"LLM":[37],"inference":[38],"process":[39,81],"can":[40],"be":[41],"separated":[42],"into":[43],"two":[44],"phases:":[45],"prefill":[46],"and":[47,82,102,150],"decode.":[48],"latter":[50],"contains":[51],"memory-intensive":[52],"computation,":[54],"making":[55],"FPGA-based":[56],"accelerators":[57,65,145,159],"an":[58,90],"attractive":[59],"solution":[60],"for":[61,67,99,146,193],"acceleration.":[62],"However,":[63],"designing":[64],"tailored":[66],"module":[70],"poses":[71],"challenge,":[73],"requiring":[74],"substantial":[75],"manual":[76],"work.":[77],"To":[78],"automate":[79],"this":[80],"achieve":[83],"superior":[84,152],"acceleration":[85],"performance,":[86],"we":[87,117],"propose":[88],"AttentionLib,":[89],"MLIR-based":[91],"framework.":[92],"AttentionLib":[93,139,162],"automatically":[94,126,175],"performs":[95],"fusion":[96,129],"dataflow":[97],"optimization":[98],"computations":[101,149],"generates":[103],"high-level":[104],"synthesis":[105],"code":[106],"compliance":[108],"with":[109],"hardware":[110,155],"constraints.":[111,134,156],"Given":[112],"design":[115,120],"space,":[116],"provide":[118],"space":[121],"exploration":[122],"(DSE)":[123],"engine":[124],"identify":[127],"optimal":[128],"dataflows":[130],"specified":[133],"Experimental":[135],"results":[136],"show":[137],"that":[138],"effective":[141],"generating":[143],"well-suited":[144],"diverse":[147],"achieving":[151],"performance":[153],"under":[154],"Notably,":[157],"generated":[160],"exhibit":[163],"at":[164],"least":[165],"25.1":[167],"\u00d7":[168],"improvement":[169],"compared":[170],"baselines":[173],"solely":[174],"optimized":[176],"Vitis":[178],"HLS.":[179],"Furthermore,":[180],"these":[181],"designs":[182],"outperform":[183],"GPUs":[184],"decode":[186],"workloads,":[187],"showcasing":[188],"over":[189],"2\u00d7":[191],"speedup":[192],"short":[194],"sequences.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}