{"id":"https://openalex.org/W4410583312","doi":"https://doi.org/10.23919/date64628.2025.10992962","title":"Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs","display_name":"Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583312","doi":"https://doi.org/10.23919/date64628.2025.10992962"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992962","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115751364","display_name":"Cyril Koenig","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Cyril Koenig","raw_affiliation_strings":["ETH Zurich,Integrated Systems Laboratory"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Integrated Systems Laboratory","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106214858","display_name":"Enrico Zelioli","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Enrico Zelioli","raw_affiliation_strings":["ETH Zurich,Integrated Systems Laboratory"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Integrated Systems Laboratory","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich,Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5115751364"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12048646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7007864713668823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.643333911895752},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5663033723831177},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5236284732818604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4458857774734497},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3642469346523285},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2665576934814453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2253202199935913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7007864713668823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.643333911895752},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5663033723831177},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5236284732818604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4458857774734497},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3642469346523285},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2665576934814453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2253202199935913}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date64628.2025.10992962","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/1040758","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/1040758","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2004807638","https://openalex.org/W2416722775","https://openalex.org/W2613639279","https://openalex.org/W2792548049","https://openalex.org/W2904412652","https://openalex.org/W2921494082","https://openalex.org/W2936567838","https://openalex.org/W2963688890","https://openalex.org/W2996807164","https://openalex.org/W3013692244","https://openalex.org/W3196886152","https://openalex.org/W4206371601","https://openalex.org/W4246064432","https://openalex.org/W4308995130","https://openalex.org/W4380874680","https://openalex.org/W4382119943","https://openalex.org/W6838588649"],"related_works":["https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2068921804","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W1993387723","https://openalex.org/W2154106283"],"abstract_inverted_index":{"Embedded":[0],"heterogeneous":[1,136,147,181,267],"systems-on-chip":[2],"(SoCs)":[3],"rely":[4],"on":[5,106,119,169,191],"domain-specific":[6],"hardware":[7],"accelerators":[8,19,45,195],"to":[9,31,70,89,114,216,249],"improve":[10],"performance":[11,60,164],"and":[12,26,36,59,87,171,188,194,229,251,260],"energy":[13,34],"efficiency.":[14],"In":[15,38,122],"particular,":[16],"programmable":[17],"multi-core":[18],"feature":[20],"a":[21,42,63,91,127,152,156,240],"cluster":[22],"of":[23,130,151,218],"processing":[24],"elements":[25],"tightly":[27],"coupled":[28],"scratchpad":[29],"memories":[30],"balance":[32],"performance,":[33],"efficiency,":[35],"flexibility.":[37],"embedded":[39,137],"systems":[40,109,197,238],"running":[41],"general-purpose":[43],"OS,":[44],"access":[46,201],"data":[47],"via":[48],"dedicated,":[49],"physically":[50],"addressed":[51],"memory":[52,57,108,117,231],"regions.":[53],"This":[54],"negatively":[55],"impacts":[56],"utilization":[58],"by":[61,84,165],"requiring":[62],"copy":[64],"from":[65,175],"the":[66,71,162,167,176,186,192,219,254],"virtual":[67,93,100,132,208],"host":[68,154,193],"address":[69,74,95,209,245],"physical":[72],"accelerator":[73,158],"space.":[75,96],"Input-Output":[76],"Memory":[77],"Management":[78],"Units":[79],"(IOMMUs)":[80],"overcome":[81],"this":[82,123,243],"limitation":[83],"allowing":[85],"devices":[86],"hosts":[88],"use":[90],"shared":[92,131],"paged":[94],"However,":[97],"resolving":[98],"IO":[99,207,244],"addresses":[101],"can":[102,211],"be":[103],"particularly":[104],"costly":[105],"high-latency":[107],"as":[110],"it":[111],"requires":[112],"up":[113,215],"three":[115],"sequential":[116],"accesses":[118],"IOTLB":[120],"miss.":[121],"work,":[124],"we":[125,234],"present":[126],"quantitative":[128],"evaluation":[129],"addressing":[133,259],"in":[134,143,237],"RISC-V":[135,148,266],"systems.":[138],"We":[139,160,184,203],"integrate":[140],"an":[141,144],"IOMMU":[142],"open":[145],"source":[146],"SoC":[149],"consisting":[150],"64-bit":[153],"with":[155,198],"32-bit":[157],"cluster.":[159],"evaluated":[161],"system":[163],"emulating":[166],"design":[168],"FPGA":[170],"implementing":[172],"compute":[173],"kernels":[174],"RajaPERF":[177],"benchmark":[178],"suite":[179],"using":[180],"OpenMP":[182],"programming.":[183],"measure":[185],"transfers":[187],"computation":[189],"time":[190],"for":[196,213,222,264],"different":[199],"DRAM":[200],"latencies.":[202],"first":[204],"show":[205,235],"that":[206,236],"translation":[210,246],"account":[212],"4.2%":[214],"17.6%":[217],"accelerator's":[220],"runtime":[221],"gemm":[223],"(General":[224],"Matrix":[225],"Multiplication)":[226],"at":[227],"low":[228],"high":[230],"bandwidth.":[232],"Then,":[233],"containing":[239],"last-level":[241],"cache,":[242],"cost":[247],"falls":[248],"0.4%":[250],"0.7%":[252],"under":[253],"same":[255],"conditions,":[256],"making":[257],"shared-virtual":[258],"zero-copy":[261],"offloading":[262],"suitable":[263],"such":[265],"SoCs.":[268]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}