{"id":"https://openalex.org/W4410582304","doi":"https://doi.org/10.23919/date64628.2025.10992925","title":"InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM","display_name":"InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410582304","doi":"https://doi.org/10.23919/date64628.2025.10992925"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992925","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077405737","display_name":"Surendra Hemaram","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Surendra Hemaram","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Department of Computer Science,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045634195","display_name":"Mahta Mayahinia","orcid":"https://orcid.org/0000-0002-6084-9810"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mahta Mayahinia","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Department of Computer Science,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi B Tahoori","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Department of Computer Science,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Francky Catthoor","raw_affiliation_strings":["Imec,Leuven,Belgium"],"affiliations":[{"raw_affiliation_string":"Imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002378343","display_name":"Siddharth Rao","orcid":"https://orcid.org/0000-0001-6161-3052"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Siddharth Rao","raw_affiliation_strings":["Imec,Leuven,Belgium"],"affiliations":[{"raw_affiliation_string":"Imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022214575","display_name":"S\u00e9bastien Couet","orcid":"https://orcid.org/0000-0001-6436-9593"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Sebastien Couet","raw_affiliation_strings":["Imec,Leuven,Belgium"],"affiliations":[{"raw_affiliation_string":"Imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079223637","display_name":"Tommaso Marinelli","orcid":"https://orcid.org/0000-0002-8555-3581"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Tommaso Marinelli","raw_affiliation_strings":["Imec,Leuven,Belgium"],"affiliations":[{"raw_affiliation_string":"Imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003344211","display_name":"Anita Farokhnejad","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Anita Farokhnejad","raw_affiliation_strings":["Imec,Leuven,Belgium"],"affiliations":[{"raw_affiliation_string":"Imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080181961","display_name":"Gouri Sankar Kar","orcid":"https://orcid.org/0000-0003-3122-4237"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Gouri Sankar Kar","raw_affiliation_strings":["Imec,Leuven,Belgium"],"affiliations":[{"raw_affiliation_string":"Imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5077405737"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.7428,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.72243563,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8954628705978394},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6335218548774719},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.588630735874176},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4844822585582733},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4550226628780365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4031502902507782},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39457428455352783},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.355272114276886},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.23302268981933594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20971128344535828},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15008839964866638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13510340452194214},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09335368871688843}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8954628705978394},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6335218548774719},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.588630735874176},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4844822585582733},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4550226628780365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4031502902507782},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39457428455352783},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.355272114276886},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.23302268981933594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20971128344535828},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15008839964866638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13510340452194214},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09335368871688843}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10992925","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1980073965","https://openalex.org/W2899179665","https://openalex.org/W2913335973","https://openalex.org/W3006021672","https://openalex.org/W3016147292","https://openalex.org/W3138990781","https://openalex.org/W4225320930","https://openalex.org/W4393140649","https://openalex.org/W4396542742"],"related_works":["https://openalex.org/W2790139797","https://openalex.org/W3146164987","https://openalex.org/W2086829516","https://openalex.org/W2141626281","https://openalex.org/W2472395098","https://openalex.org/W2128922810","https://openalex.org/W1641143370","https://openalex.org/W1908441109","https://openalex.org/W1579280934","https://openalex.org/W2047360450"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"magnetic":[2],"random":[3],"access":[4],"memory":[5,13,47,92,130],"(STT-MRAM)":[6],"is":[7],"a":[8,87],"promising":[9],"alternative":[10],"to":[11,22,37,86,104],"existing":[12],"technologies.":[14],"However,":[15],"STT-MRAM":[16],"faces":[17],"reliability":[18,31,45],"challenges,":[19],"primarily":[20],"due":[21,36],"stochastic":[23],"switching,":[24],"process":[25],"variation,":[26],"and":[27,62],"manufacturing":[28],"defects.":[29],"These":[30],"challenges":[32],"become":[33],"even":[34],"worse":[35],"interconnect":[38],"parasitic":[39],"resistive-capacitive":[40],"effects,":[41],"potentially":[42],"compromising":[43],"the":[44,52,59,91,108,127],"of":[46,90],"cells":[48],"located":[49],"far":[50],"from":[51],"write":[53],"driver.":[54],"This":[55],"can":[56],"severely":[57],"impair":[58],"manu-facturing":[60],"yield":[61],"large-scale":[63],"industrial":[64],"adoption.":[65],"To":[66],"<sup":[67],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[68,70],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">a</sup>ddres<sup":[69],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">s</sup>":[71],"this,":[72],"we":[73],"propose":[74],"an":[75],"interconnect-aware":[76],"error":[77,84,123],"correction":[78,85],"coding":[79],"(InterA-ECC),":[80],"which":[81],"provides":[82],"non-uniform":[83],"different":[88],"zone":[89],"subarray.":[93],"The":[94],"proposed":[95],"InterA-ECC":[96],"strategy":[97],"selectively":[98],"applies":[99],"robust":[100],"error-correction":[101],"code":[102],"(ECC)":[103],"specific":[105],"rows":[106],"within":[107],"subarray":[109],"rather":[110],"than":[111],"uniformly":[112],"across":[113],"all":[114],"rows,":[115],"reducing":[116],"ECC":[117],"parity":[118],"bits":[119],"while":[120],"enhancing":[121],"bit":[122],"rate":[124],"resiliency":[125],"in":[126],"most":[128],"vulnerable":[129],"zone.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}