{"id":"https://openalex.org/W4410583829","doi":"https://doi.org/10.23919/date64628.2025.10992897","title":"Improving LLM-Based Verilog Code Generation with Data Augmentation and RL","display_name":"Improving LLM-Based Verilog Code Generation with Data Augmentation and RL","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583829","doi":"https://doi.org/10.23919/date64628.2025.10992897"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992897","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077052572","display_name":"Kyungjun Min","orcid":"https://orcid.org/0000-0002-4965-5484"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kyungjun Min","raw_affiliation_strings":["Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064801508","display_name":"Seonghyeon Park","orcid":"https://orcid.org/0009-0002-0046-1387"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seonghyeon Park","raw_affiliation_strings":["Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006785101","display_name":"Hyeonwoo Park","orcid":"https://orcid.org/0000-0003-2562-4656"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeonwoo Park","raw_affiliation_strings":["Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047333174","display_name":"Jinoh Cho","orcid":"https://orcid.org/0009-0005-1651-6815"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinoh Cho","raw_affiliation_strings":["Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057345667","display_name":"Seokhyeong Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokhyeong Kang","raw_affiliation_strings":["Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,Republic of Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5077052572"],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":1.3322,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.8015211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.7336999773979187,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.7336999773979187,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.6588000059127808,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13734","display_name":"Advanced Computational Techniques and Applications","score":0.644599974155426,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854973077774048},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6646859049797058},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5487306118011475},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5292769074440002},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5097383856773376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3935598134994507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3262368440628052},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17609429359436035},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10185769200325012}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854973077774048},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6646859049797058},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5487306118011475},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5292769074440002},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5097383856773376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3935598134994507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3262368440628052},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17609429359436035},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10185769200325012},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10992897","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W347636100","https://openalex.org/W1513012091","https://openalex.org/W2098165956","https://openalex.org/W2890867094","https://openalex.org/W3177765786","https://openalex.org/W4246325605","https://openalex.org/W4312872986","https://openalex.org/W4365512576","https://openalex.org/W4389166737","https://openalex.org/W4391136507","https://openalex.org/W4392972103","https://openalex.org/W4393145520","https://openalex.org/W4403023622","https://openalex.org/W4409285487","https://openalex.org/W6741002519","https://openalex.org/W6757817989","https://openalex.org/W6772383348","https://openalex.org/W6798182279","https://openalex.org/W6810738896","https://openalex.org/W6810874553","https://openalex.org/W6860976335","https://openalex.org/W6861130056","https://openalex.org/W6861749967"],"related_works":["https://openalex.org/W1761969858","https://openalex.org/W2391854357","https://openalex.org/W3114194214","https://openalex.org/W2163672025","https://openalex.org/W1748531671","https://openalex.org/W4206948312","https://openalex.org/W2132512458","https://openalex.org/W2048831961","https://openalex.org/W1606349578","https://openalex.org/W4399567378"],"abstract_inverted_index":{"Large":[0],"language":[1],"models":[2,130],"(LLMs)":[3],"have":[4],"recently":[5],"attracted":[6],"significant":[7],"attention":[8],"for":[9,34,53,68,71],"their":[10],"potential":[11],"in":[12],"Verilog":[13,72,97],"code":[14,73,85],"generation.":[15],"However,":[16],"existing":[17],"LLM-based":[18],"methods":[19,42,58],"face":[20],"several":[21],"challenges,":[22,39],"including":[23],"data":[24,81],"scarcity":[25],"and":[26,50,55,99,123,128],"the":[27,93],"high":[28],"computational":[29],"cost":[30],"of":[31,96],"generating":[32],"prompts":[33,52],"fine-tuning.":[35],"Motivated":[36],"by":[37],"these":[38],"we":[40],"explore":[41],"to":[43],"augment":[44],"training":[45,57],"datasets,":[46],"develop":[47],"more":[48],"efficient":[49],"effective":[51],"fine-tuning,":[54],"implement":[56],"incorporating":[59],"electronic":[60],"design":[61],"automation":[62],"(EDA)":[63],"tools.":[64],"Our":[65],"proposed":[66],"framework":[67,119],"fine-tuning":[69,108],"LLMs":[70],"generation":[74,89],"includes":[75],"(1)":[76],"abstract":[77],"syntax":[78,122],"tree":[79],"(AST)-based":[80],"augmentation,":[82],"(2)":[83],"output-relevant":[84],"masking,":[86],"a":[87,107],"prompt":[88],"method":[90,109],"based":[91],"on":[92,131],"logical":[94],"structure":[95],"code,":[98],"(3)":[100],"reinforcement":[101],"learning":[102],"with":[103],"tool":[104,112],"feedback":[105],"(RLTF),":[106],"using":[110],"EDA":[111],"results.":[113],"Experimental":[114],"studies":[115],"confirm":[116],"that":[117],"our":[118],"significantly":[120],"improves":[121],"functional":[124],"correctness,":[125],"outperforming":[126],"commercial":[127],"non-commercial":[129],"open-source":[132],"benchmarks.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}