{"id":"https://openalex.org/W4410583539","doi":"https://doi.org/10.23919/date64628.2025.10992888","title":"Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning","display_name":"Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583539","doi":"https://doi.org/10.23919/date64628.2025.10992888"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992888","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104315335","display_name":"Davide Basso","orcid":null},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Davide Basso","raw_affiliation_strings":["University of Trieste,Trieste,Italy"],"affiliations":[{"raw_affiliation_string":"University of Trieste,Trieste,Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060744592","display_name":"Luca Bortolussi","orcid":"https://orcid.org/0000-0001-8874-4001"},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Bortolussi","raw_affiliation_strings":["University of Trieste,Trieste,Italy"],"affiliations":[{"raw_affiliation_string":"University of Trieste,Trieste,Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098921563","display_name":"Mirjana Videnovic-Misic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Mirjana Videnovic-Misic","raw_affiliation_strings":["Infineon Technologies AT,Villach,Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AT,Villach,Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003616093","display_name":"Husni Habal","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Husni Habal","raw_affiliation_strings":["Infineon Technologies AG,Munich,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Munich,Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5104315335"],"corresponding_institution_ids":["https://openalex.org/I142444530"],"apc_list":null,"apc_paid":null,"fwci":3.7337,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.9324763,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7975956201553345},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.7874172925949097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6592581868171692},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5130285024642944},{"id":"https://openalex.org/keywords/reinforcement","display_name":"Reinforcement","score":0.5051456093788147},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4859996736049652},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.41337263584136963},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.25003835558891296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13544777035713196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09319150447845459}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7975956201553345},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.7874172925949097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6592581868171692},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5130285024642944},{"id":"https://openalex.org/C67203356","wikidata":"https://www.wikidata.org/wiki/Q1321905","display_name":"Reinforcement","level":2,"score":0.5051456093788147},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4859996736049652},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.41337263584136963},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25003835558891296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13544777035713196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09319150447845459},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date64628.2025.10992888","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:arts.units.it:11368/3117662","is_oa":false,"landing_page_url":"https://hdl.handle.net/11368/3117662","pdf_url":null,"source":{"id":"https://openalex.org/S4306400480","display_name":"ArTS Archivio della ricerca di Trieste (University of Trieste https://www.units.it/)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I142444530","host_organization_name":"University of Trieste","host_organization_lineage":["https://openalex.org/I142444530"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1914826875","https://openalex.org/W2559581617","https://openalex.org/W2604314403","https://openalex.org/W2915982164","https://openalex.org/W3108107800","https://openalex.org/W3159717212","https://openalex.org/W3170112077","https://openalex.org/W3200354549","https://openalex.org/W4283529266","https://openalex.org/W4290876433","https://openalex.org/W4385411938","https://openalex.org/W4404238770","https://openalex.org/W6675995136","https://openalex.org/W6726873649","https://openalex.org/W6736685754","https://openalex.org/W6779990354","https://openalex.org/W6782926407","https://openalex.org/W6787026827","https://openalex.org/W6796377878","https://openalex.org/W6803615784","https://openalex.org/W6804601995","https://openalex.org/W6846570625","https://openalex.org/W6850432818","https://openalex.org/W6854483046","https://openalex.org/W6858454048","https://openalex.org/W6871248188"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W1500063550","https://openalex.org/W2106366463","https://openalex.org/W2165891825","https://openalex.org/W2942050196","https://openalex.org/W4251805775","https://openalex.org/W4239364405","https://openalex.org/W4231092740"],"abstract_inverted_index":{"Analog":[0],"integrated":[1,131],"circuit":[2,78,96],"(IC)":[3],"floorplanning":[4,32,59,119],"is":[5,25,66],"typically":[6],"a":[7,20,56,69,133,147],"manual":[8,154],"process":[9,24],"with":[10,98,146],"the":[11,29,44,104,108],"placement":[12],"of":[13,31,47,85,107,123],"components":[14],"(devices":[15],"and":[16,33,38,80,101,126],"modules)":[17],"planned":[18],"by":[19,28,68,144],"layout":[21,137,140],"engineer.":[22],"This":[23,53],"further":[26],"complicated":[27],"interdependence":[30],"routing":[34],"steps,":[35],"numerous":[36],"electric":[37],"layout-dependent":[39],"constraints,":[40,102],"as":[41,43],"well":[42],"high":[45],"level":[46],"customization":[48],"expected":[49],"in":[50,121],"analog":[51],"design.":[52],"paper":[54],"presents":[55],"novel":[57],"automatic":[58],"algorithm":[60],"based":[61],"on":[62],"reinforcement":[63],"learning.":[64],"It":[65],"augmented":[67],"relational":[70],"graph":[71],"convolutional":[72],"neural":[73],"network":[74],"model":[75],"for":[76,136],"encoding":[77],"features":[79],"positional":[81],"constraints.":[82],"The":[83],"combination":[84],"these":[86],"two":[87],"machine":[88],"learning":[89],"methods":[90],"enables":[91],"knowledge":[92],"transfer":[93],"across":[94],"different":[95],"designs":[97],"distinct":[99],"topologies":[100],"increasing":[103],"generalization":[105],"ability":[106],"solution.":[109],"Applied":[110],"to":[111,153],"6":[112],"industrial":[113],"circuits,":[114],"our":[115],"approach":[116],"surpassed":[117],"established":[118],"techniques":[120],"terms":[122],"speed,":[124],"area":[125,150],"half-perimeter":[127],"wire":[128],"length.":[129],"When":[130],"into":[132],"procedural":[134],"generator":[135],"completion,":[138],"overall":[139],"time":[141],"was":[142],"reduced":[143],"67.3%":[145],"8.3%":[148],"mean":[149],"reduction":[151],"compared":[152],"layout.":[155]},"counts_by_year":[{"year":2025,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}