{"id":"https://openalex.org/W4410583688","doi":"https://doi.org/10.23919/date64628.2025.10992853","title":"c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects","display_name":"c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583688","doi":"https://doi.org/10.23919/date64628.2025.10992853"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992853","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040667842","display_name":"Luis Bertran Alvarez","orcid":"https://orcid.org/0009-0006-0380-0953"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Luis Bertran Alvarez","raw_affiliation_strings":["Univ. Montpellier, CNRS,LIRMM,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"Univ. Montpellier, CNRS,LIRMM,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039672983","display_name":"Ghassan Chehaibar","orcid":null},"institutions":[{"id":"https://openalex.org/I170138621","display_name":"Atos (France)","ror":"https://ror.org/015w2wb33","country_code":"FR","type":"company","lineage":["https://openalex.org/I170138621"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ghassan Chehaibar","raw_affiliation_strings":["ATOS,Paris,France"],"affiliations":[{"raw_affiliation_string":"ATOS,Paris,France","institution_ids":["https://openalex.org/I170138621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063641877","display_name":"Stephen Busch","orcid":"https://orcid.org/0000-0002-0738-716X"},"institutions":[{"id":"https://openalex.org/I170138621","display_name":"Atos (France)","ror":"https://ror.org/015w2wb33","country_code":"FR","type":"company","lineage":["https://openalex.org/I170138621"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Stephen Busch","raw_affiliation_strings":["ATOS,Paris,France"],"affiliations":[{"raw_affiliation_string":"ATOS,Paris,France","institution_ids":["https://openalex.org/I170138621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039823257","display_name":"Pascal Benoit","orcid":"https://orcid.org/0000-0002-2945-5725"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pascal Benoit","raw_affiliation_strings":["Univ. Montpellier, CNRS,LIRMM,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"Univ. Montpellier, CNRS,LIRMM,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102760981","display_name":"David Novo","orcid":"https://orcid.org/0000-0002-5510-4152"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Novo","raw_affiliation_strings":["Univ. Montpellier, CNRS,LIRMM,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"Univ. Montpellier, CNRS,LIRMM,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5040667842"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.6973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70978946,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.941100001335144,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9373000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.697546124458313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682331562042236},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6633595824241638},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5700230598449707},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.561938464641571},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.5255504846572876},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.49860644340515137},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.45295581221580505},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4280533790588379},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3533192276954651},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35139715671539307},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2817986309528351},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.24517571926116943},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.23951572179794312},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08519351482391357}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.697546124458313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682331562042236},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6633595824241638},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5700230598449707},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.561938464641571},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5255504846572876},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.49860644340515137},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.45295581221580505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4280533790588379},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3533192276954651},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35139715671539307},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2817986309528351},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.24517571926116943},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.23951572179794312},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08519351482391357}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10992853","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4561080121","display_name":null,"funder_award_id":"800928,101036168","funder_id":"https://openalex.org/F1100377486","funder_display_name":"European High Performance Computing Joint Undertaking"}],"funders":[{"id":"https://openalex.org/F1100377486","display_name":"European High Performance Computing Joint Undertaking","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W2118231264","https://openalex.org/W2147657366","https://openalex.org/W2157225945","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2735029112","https://openalex.org/W2787181861","https://openalex.org/W2884199665","https://openalex.org/W2897979222","https://openalex.org/W3188178661","https://openalex.org/W3201169122","https://openalex.org/W4233649229","https://openalex.org/W4293731757","https://openalex.org/W4386162271","https://openalex.org/W4392521850","https://openalex.org/W6601377735","https://openalex.org/W6779824479"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W2584505417","https://openalex.org/W3193874149","https://openalex.org/W1555453305","https://openalex.org/W2987765027","https://openalex.org/W2140673013","https://openalex.org/W2352722396","https://openalex.org/W1575128990","https://openalex.org/W2155112318"],"abstract_inverted_index":{"High-Performance":[0],"Computing":[1],"(HPC)":[2],"is":[3,44,60],"shifting":[4],"toward":[5],"chiplet-based":[6],"System-on-Chip":[7],"(SoC)":[8],"architectures,":[9],"necessitating":[10],"advanced":[11],"simulation":[12],"tools":[13],"for":[14],"design":[15,84],"and":[16,73],"optimization.":[17],"In":[18],"this":[19],"work,":[20],"we":[21],"extend":[22],"the":[23,39,83],"gem5":[24],"simulator":[25],"to":[26,46],"support":[27],"cachecoherent":[28],"multi-chip":[29],"systems":[30],"by":[31],"introducing":[32],"a":[33],"new":[34],"chip-to-chip":[35,71],"interconnect":[36],"model":[37,59],"within":[38],"Ruby":[40],"framework.":[41],"Our":[42],"implementation":[43],"adaptable":[45],"various":[47],"coherence":[48],"protocols,":[49],"such":[50],"as":[51],"Arm":[52],"CHI.":[53],"Calibrated":[54],"with":[55],"real":[56],"hardware,":[57],"our":[58],"evaluated":[61],"using":[62],"PARSEC":[63],"workloads,":[64],"demonstrating":[65],"its":[66,74],"accuracy":[67],"in":[68,76,82],"simulating":[69],"coherent":[70],"interactions":[72],"effectiveness":[75],"capturing":[77],"key":[78],"performance":[79],"metrics":[80],"early":[81],"flow.":[85]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}