{"id":"https://openalex.org/W4410553140","doi":"https://doi.org/10.23919/date64628.2025.10992735","title":"Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic","display_name":"Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410553140","doi":"https://doi.org/10.23919/date64628.2025.10992735"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992735","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992735","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056805627","display_name":"Lang Feng","orcid":"https://orcid.org/0000-0001-9943-0550"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lang Feng","raw_affiliation_strings":["Sun Yat-sen University,China"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University,China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013528664","display_name":"Rongjian Liang","orcid":"https://orcid.org/0000-0001-8626-2359"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rongjian Liang","raw_affiliation_strings":["NVIDIA,USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA,USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013105615","display_name":"Hongxin Kong","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongxin Kong","raw_affiliation_strings":["Texas A&M University,USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056805627"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":1.5927,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.83966465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.652747631072998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6062767505645752},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4934481680393219},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.44219374656677246},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.40229925513267517},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.36903637647628784},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23413121700286865},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2321205735206604},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12319999933242798}],"concepts":[{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.652747631072998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6062767505645752},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4934481680393219},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.44219374656677246},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.40229925513267517},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.36903637647628784},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23413121700286865},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2321205735206604},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12319999933242798}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10992735","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992735","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1879281873","https://openalex.org/W1993679085","https://openalex.org/W2015987974","https://openalex.org/W2018989845","https://openalex.org/W2031298013","https://openalex.org/W2033704098","https://openalex.org/W2040537281","https://openalex.org/W2087907893","https://openalex.org/W2094508971","https://openalex.org/W2139358663","https://openalex.org/W2141516637","https://openalex.org/W2144613608","https://openalex.org/W2160082231","https://openalex.org/W2197416815","https://openalex.org/W4389166774"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2056896932","https://openalex.org/W2170504327"],"abstract_inverted_index":{"With":[0],"the":[1,12,30,34,39,103,119,132,147],"approaching":[2],"post-Moore":[3],"era,":[4],"it":[5],"is":[6,27,88],"becoming":[7],"increasingly":[8],"impractical":[9],"to":[10,28,37,48,117],"decrease":[11],"transistor":[13,35,40,50,79],"size":[14],"in":[15],"digital":[16,31],"VLSI":[17],"for":[18,125],"better":[19,126,138],"performance.":[20],"To":[21],"address":[22],"this":[23,73],"issue,":[24],"one":[25],"approach":[26,95],"optimize":[29],"circuit":[32],"at":[33],"level":[36,100,140],"reduce":[38],"count.":[41],"Although":[42],"previous":[43],"works":[44],"have":[45,57],"explored":[46],"ways":[47],"conduct":[49],"network":[51,80],"optimization,":[52],"most":[53],"of":[54],"these":[55],"efforts":[56],"focused":[58],"on":[59],"single-output":[60],"networks":[61],"or":[62,69],"applied":[63],"heuristics":[64],"only,":[65],"limiting":[66],"their":[67],"scope":[68],"optimization":[70,81,99,139],"quality.":[71],"In":[72],"paper,":[74],"we":[75],"propose":[76],"an":[77],"exact":[78,104],"algorithm":[82,116,134],"that":[83,112,131],"supports":[84],"multi-output":[85],"logic":[86],"and":[87],"formulated":[89],"as":[90,122],"a":[91,97,109,114,123,136],"SAT":[92],"problem.":[93],"Our":[94],"maintains":[96],"high":[98],"by":[101],"employing":[102],"algorithm,":[105],"while":[106],"also":[107],"incorporating":[108],"hybrid":[110],"process":[111],"uses":[113],"heuristic":[115],"predict":[118],"solution":[120],"range":[121],"guidance":[124],"efficiency.":[127],"Experimental":[128],"results":[129],"show":[130],"proposed":[133],"has":[135],"5.32%":[137],"given":[141],"54%":[142],"less":[143],"runtime":[144],"compared":[145],"with":[146],"state-of-the-art":[148],"work.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}