{"id":"https://openalex.org/W4401568190","doi":"https://doi.org/10.23919/date58400.2024.10546855","title":"Hidden Cost of Circuit Design with RFETs","display_name":"Hidden Cost of Circuit Design with RFETs","publication_year":2024,"publication_date":"2024-03-25","ids":{"openalex":"https://openalex.org/W4401568190","doi":"https://doi.org/10.23919/date58400.2024.10546855"},"language":"en","primary_location":{"id":"doi:10.23919/date58400.2024.10546855","is_oa":false,"landing_page_url":"http://dx.doi.org/10.23919/date58400.2024.10546855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003139759","display_name":"Sajjad Parvin","orcid":"https://orcid.org/0000-0002-3069-8791"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sajjad Parvin","raw_affiliation_strings":["Institute of Computer Science, University of Bremen,Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen,Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022866615","display_name":"Chandan Kumar Jha","orcid":"https://orcid.org/0000-0002-7237-5878"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chandan Kumar Jha","raw_affiliation_strings":["Institute of Computer Science, University of Bremen,Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen,Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056538809","display_name":"Frank Sill Torres","orcid":"https://orcid.org/0000-0002-4028-455X"},"institutions":[{"id":"https://openalex.org/I2898391981","display_name":"Deutsches Zentrum f\u00fcr Luft- und Raumfahrt e. V. (DLR)","ror":"https://ror.org/04bwf3e34","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I2898391981"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Sill Torres","raw_affiliation_strings":["Institute for the Protection of Maritime Infrastructures, German Aerospace Center,Germany"],"affiliations":[{"raw_affiliation_string":"Institute for the Protection of Maritime Infrastructures, German Aerospace Center,Germany","institution_ids":["https://openalex.org/I2898391981"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Institute of Computer Science, University of Bremen,Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen,Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003139759"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.207,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50519855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9409999847412109,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9409999847412109,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.921500027179718,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9083999991416931,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5823219418525696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5823219418525696}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date58400.2024.10546855","is_oa":false,"landing_page_url":"http://dx.doi.org/10.23919/date58400.2024.10546855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:elib.dlr.de:205117","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196266","display_name":"elib (German Aerospace Center)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2898391981","host_organization_name":"Deutsches Zentrum f\u00fcr Luft- und Raumfahrt e. V. (DLR)","host_organization_lineage":["https://openalex.org/I2898391981"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Konferenzbeitrag"},{"id":"pmh:oai:elib.dlr.de:205117","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546855>.","pdf_url":null,"source":{"id":"https://openalex.org/S4377196266","display_name":"elib (German Aerospace Center)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2898391981","host_organization_name":"Deutsches Zentrum f\u00fcr Luft- und Raumfahrt e. V. (DLR)","host_organization_lineage":["https://openalex.org/I2898391981"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5378816643","display_name":null,"funder_award_id":"439918011,DR 287/38-1","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"Reconfigurable":[0],"Field":[1],"Effect":[2],"Transistors":[3],"(RFETs)":[4],"can":[5],"be":[6],"programmed":[7],"on":[8],"the":[9,43,47,61,77,91],"fly":[10],"to":[11,26,35,60,102],"behave":[12],"either":[13],"as":[14,87],"NMOS":[15],"or":[16],"PMOS.":[17],"Digital":[18],"circuit":[19],"designs":[20],"using":[21,106],"RFETs":[22],"have":[23,54,118],"been":[24],"shown":[25],"benefit":[27],"both":[28],"in":[29,76],"design":[30],"and":[31,113],"security":[32],"metrics":[33],"compared":[34],"traditional":[36],"FETs.":[37],"In":[38],"this":[39,104],"paper,":[40],"we":[41],"highlight":[42],"problem":[44],"associated":[45],"with":[46],"cascading":[48],"of":[49,79,90],"RFET-based":[50],"logic":[51,81,115],"cells":[52,82,116],"that":[53,117],"their":[55,119],"Source(S)/Drain(D)":[56],"terminals":[57,121],"not":[58],"connected":[59],"supply":[62],"Voltage(VDD)/Ground(GND).":[63],"While":[64],"these":[65,80],"circuits":[66],"occupy":[67],"a":[68,73,88],"lesser":[69],"area,":[70],"there":[71],"is":[72],"drastic":[74],"increase":[75],"delay":[78,111],"when":[83],"they":[84],"are":[85],"cascaded":[86],"result":[89],"S/D":[92,120],"being":[93],"driven":[94,122],"by":[95,123],"inputs.":[96],"We":[97],"then":[98],"discuss":[99],"two":[100],"methods":[101],"mitigate":[103],"issue":[105],"a)":[107],"buffer":[108],"insertion":[109],"for":[110],"minimization,":[112],"b)":[114],"VDD/GND.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}