{"id":"https://openalex.org/W4401568634","doi":"https://doi.org/10.23919/date58400.2024.10546850","title":"Self-Learning and Transfer Across Topologies of Constraints for Analog / Mixed-Signal Circuit Layout Synthesis","display_name":"Self-Learning and Transfer Across Topologies of Constraints for Analog / Mixed-Signal Circuit Layout Synthesis","publication_year":2024,"publication_date":"2024-03-25","ids":{"openalex":"https://openalex.org/W4401568634","doi":"https://doi.org/10.23919/date58400.2024.10546850"},"language":"en","primary_location":{"id":"doi:10.23919/date58400.2024.10546850","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102839044","display_name":"Kaichang Chen","orcid":"https://orcid.org/0000-0002-8437-2594"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Kaichang Chen","raw_affiliation_strings":["ESAT-MICAS, KU Leuven,Leuven,Belgium,3001"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, KU Leuven,Leuven,Belgium,3001","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Georges G.E. Gielen","raw_affiliation_strings":["ESAT-MICAS, KU Leuven,Leuven,Belgium,3001"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, KU Leuven,Leuven,Belgium,3001","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102839044"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":0.9227,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74380975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9733999967575073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9603000283241272,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7323972582817078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167519092559814},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5833375453948975},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4713071286678314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4515300989151001},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.4239174723625183},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20519137382507324},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18315818905830383},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10249924659729004},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.0925946831703186}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7323972582817078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167519092559814},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5833375453948975},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4713071286678314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4515300989151001},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.4239174723625183},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20519137382507324},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18315818905830383},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10249924659729004},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0925946831703186},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date58400.2024.10546850","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/740850","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/740850","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE/ACM Design Automation and Test in Europe (DATE) 2024 conference, Valencia, 25-27 March 2024","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2407886879","display_name":null,"funder_award_id":"101019982","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338335","display_name":"H2020 European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2086397253","https://openalex.org/W2133122801","https://openalex.org/W600422426","https://openalex.org/W2007156430","https://openalex.org/W3081478936","https://openalex.org/W2168365801","https://openalex.org/W1594034782","https://openalex.org/W2163294767","https://openalex.org/W2138844586","https://openalex.org/W2057542174"],"abstract_inverted_index":{"Truly":[0],"full":[1],"automation":[2],"of":[3,23,122,164],"analog/mixed-signal":[4],"(AMS)":[5],"integrated":[6],"circuit":[7,49,82,124],"design":[8,18,39],"and":[9,38,92,130,156],"layout":[10,78,120],"has":[11],"long":[12],"been":[13],"a":[14,71,81,153,157],"target":[15],"in":[16],"electronic":[17],"automation.":[19],"Making":[20],"good":[21],"use":[22],"human":[24],"designer":[25],"heuristics":[26],"as":[27,116],"constraints":[28,46,79,117,140],"that":[29,74,135],"steer":[30],"today's":[31],"tools":[32],"is":[33,52],"key":[34],"to":[35,145],"balancing":[36],"efficiency":[37,155],"space":[40],"exploration.":[41],"However,":[42],"explicitly":[43],"getting":[44],"the":[45,53,59,102,109,119,127],"for":[47,80,118],"every":[48],"from":[50,65,83,97],"designers":[51],"weak":[54],"spot.":[55],"Learning-based":[56],"methods":[57],"on":[58],"other":[60,146],"hand":[61],"can":[62,75,112,138],"learn":[63,139],"efficiently":[64],"training":[66],"examples.":[67],"This":[68],"paper":[69],"proposes":[70],"flexible":[72,129],"framework":[73,137,150],"self-learn":[76],"various":[77,162],"some":[84],"expert-generated":[85],"example":[86],"layouts.":[87],"Constraints":[88],"like":[89],"alignment,":[90],"symmetry,":[91],"device":[93],"matching":[94],"are":[95],"learned":[96,110],"those":[98],"expert":[99],"layouts":[100],"with":[101,141],"generate-and-aggregate":[103],"methodology.":[104],"Secondly,":[105],"through":[106],"feature":[107],"matching,":[108],"knowledge":[111],"then":[113],"be":[114],"transferred":[115],"synthesis":[121],"different":[123],"topologies,":[125],"making":[126],"approach":[128],"technology-agnostic.":[131],"Experimental":[132],"results":[133],"show":[134],"our":[136,149],"100%":[142],"accuracy.":[143],"Compared":[144],"state-of-the-art":[147],"tools,":[148],"also":[151],"achieves":[152],"high":[154,158],"transfer":[159],"accuracy":[160],"over":[161],"types":[163],"constraints.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}