{"id":"https://openalex.org/W4379115958","doi":"https://doi.org/10.23919/date56975.2023.10137310","title":"Narrowing the Synthesis Gap: Academic FPGA Synthesis is Catching Up With the Industry","display_name":"Narrowing the Synthesis Gap: Academic FPGA Synthesis is Catching Up With the Industry","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379115958","doi":"https://doi.org/10.23919/date56975.2023.10137310"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137310","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092072545","display_name":"Benjamin L.C. Barzen","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benjamin L.C. Barzen","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092072546","display_name":"Arya Reais-Parsi","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arya Reais-Parsi","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["FPG-eh Research and University of British Columbia,Vancouver,Canada","FPG-eh Research and University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"FPG-eh Research and University of British Columbia,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"FPG-eh Research and University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061162369","display_name":"Minwoo Kang","orcid":"https://orcid.org/0009-0000-5735-5687"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minwoo Kang","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076157491","display_name":"Jonathan Greene","orcid":"https://orcid.org/0000-0002-7038-6629"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan W. Greene","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044520704","display_name":"John Wawrzynek","orcid":"https://orcid.org/0009-0003-1466-4553"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Wawrzynek","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5092072545"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.0697,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76376493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.765702486038208},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7585869431495667},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7339491844177246},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7193403244018555},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4794260859489441},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4391764998435974},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4256623685359955},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4250614047050476},{"id":"https://openalex.org/keywords/upstream","display_name":"Upstream (networking)","score":0.4231088161468506},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4215339422225952},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3556496798992157},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33958420157432556},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12428680062294006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09306451678276062},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08427435159683228}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.765702486038208},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7585869431495667},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7339491844177246},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7193403244018555},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4794260859489441},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4391764998435974},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4256623685359955},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4250614047050476},{"id":"https://openalex.org/C191172861","wikidata":"https://www.wikidata.org/wiki/Q7899321","display_name":"Upstream (networking)","level":2,"score":0.4231088161468506},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4215339422225952},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3556496798992157},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33958420157432556},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12428680062294006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09306451678276062},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08427435159683228},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10137310","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1635819215","https://openalex.org/W2025617772","https://openalex.org/W2797469317","https://openalex.org/W3013938122","https://openalex.org/W3033033241","https://openalex.org/W3213615259","https://openalex.org/W3214237793","https://openalex.org/W3214363863","https://openalex.org/W4239323126","https://openalex.org/W4240845142","https://openalex.org/W4256548512","https://openalex.org/W6750384299","https://openalex.org/W6804007903"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2362523726","https://openalex.org/W2612099726","https://openalex.org/W2005854230","https://openalex.org/W2168113051","https://openalex.org/W2160632767","https://openalex.org/W2090808187","https://openalex.org/W4312121077"],"abstract_inverted_index":{"Historically,":[0],"open-source":[1],"FPGA":[2,134],"synthesis":[3,119],"and":[4,32,50,79,103,177],"technology":[5],"mapping":[6,86],"tools":[7],"have":[8,36],"been":[9],"considered":[10],"far":[11],"inferior":[12],"to":[13,28,71,129],"industry-standard":[14],"tools.":[15],"We":[16,110,152],"show":[17],"that":[18],"this":[19],"is":[20],"no":[21],"longer":[22],"true.":[23],"Improvements":[24],"in":[25,38,43,53,81,116,146],"recent":[26],"years":[27],"Yosys":[29,77],"(Verilog":[30],"elaborator)":[31],"ABC":[33,72],"(technology":[34],"mapper)":[35],"resulted":[37],"substantially":[39],"better":[40,118],"performance,":[41],"evident":[42],"both":[44],"the":[45,51,54,82,93,124,137,155,169,178],"reduction":[46],"of":[47,68,92,148,160],"area":[48],"utilization":[49],"increase":[52],"maximum":[55,149],"achievable":[56],"clock":[57,105,150],"frequency.":[58,151],"More":[59],"specifically,":[60],"we":[61],"describe":[62],"how":[63,112],"ABC9":[64],"\u2014":[65,73],"a":[66,89,132,158],"set":[67],"feature":[69],"additions":[70],"was":[74],"integrated":[75],"into":[76],"upstream":[78],"available":[80],"latest":[83],"version.":[84],"Technology":[85],"now":[87],"has":[88],"complete":[90],"view":[91],"circuit,":[94],"including":[95],"support":[96],"for":[97,107,136],"hard":[98],"blocks":[99],"(e.g.,":[100],"carry":[101],"chains)":[102],"multiple":[104],"domains":[106],"timing-aware":[108],"mapping.":[109],"demonstrate":[111],"these":[113],"improvements":[114],"accumulate":[115],"dramatically":[117],"results,":[120],"with":[121],"Yosys-ABC9":[122,180],"reducing":[123],"delay":[125],"gap":[126],"from":[127,162],"30%":[128],"0%":[130],"on":[131,157],"commercial":[133],"target":[135],"commonly":[138],"used":[139],"VTR":[140],"benchmark,":[141],"thus":[142],"matching":[143],"Vivado's":[144],"performance":[145,156],"terms":[147],"also":[153],"measured":[154],"selection":[159],"circuits":[161],"OpenCores":[163],"as":[164,166],"well":[165],"literature,":[167],"comparing":[168],"results":[170],"produced":[171],"by":[172],"Vivado,":[173],"Yosys-ABC1":[174],"(existing":[175],"work),":[176],"proposed":[179],"integration.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}