{"id":"https://openalex.org/W4379115963","doi":"https://doi.org/10.23919/date56975.2023.10137270","title":"AuxcellGen: A Framework for Autonomous Generation of Analog and Memory Unit Cells","display_name":"AuxcellGen: A Framework for Autonomous Generation of Analog and Memory Unit Cells","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379115963","doi":"https://doi.org/10.23919/date56975.2023.10137270"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137270","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025461780","display_name":"Sumanth Kamineni","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumanth Kamineni","raw_affiliation_strings":["University of Virginia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100732195","display_name":"Arvind Sharma","orcid":"https://orcid.org/0000-0003-1188-4924"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind Sharma","raw_affiliation_strings":["University of Minnesota"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota","institution_ids":["https://openalex.org/I2800403580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037025","display_name":"Ramesh Harjani","orcid":"https://orcid.org/0000-0001-7691-566X"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Harjani","raw_affiliation_strings":["University of Minnesota"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota","institution_ids":["https://openalex.org/I2800403580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota","institution_ids":["https://openalex.org/I2800403580"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["University of Virginia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7235889434814453},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6356804370880127},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5974069833755493},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5308628678321838},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46247944235801697},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.45277857780456543},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.44245675206184387},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.43157365918159485},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.366742342710495},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3612961173057556},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3342958688735962},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32779526710510254},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20604532957077026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1876409351825714},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18507713079452515},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1292799711227417},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.08316174149513245}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7235889434814453},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6356804370880127},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5974069833755493},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5308628678321838},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46247944235801697},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.45277857780456543},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.44245675206184387},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.43157365918159485},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.366742342710495},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3612961173057556},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3342958688735962},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32779526710510254},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20604532957077026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1876409351825714},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18507713079452515},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1292799711227417},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.08316174149513245},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10137270","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3686978712","display_name":null,"funder_award_id":"FA8650-18-2-7844","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1996605065","https://openalex.org/W2145479420","https://openalex.org/W2165666706","https://openalex.org/W2170444246","https://openalex.org/W2969161917","https://openalex.org/W2998328510","https://openalex.org/W3021613070","https://openalex.org/W3108107800","https://openalex.org/W3129396745","https://openalex.org/W3163113027","https://openalex.org/W4200312391","https://openalex.org/W4200579073","https://openalex.org/W4289761856","https://openalex.org/W6753146606"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W3134543635","https://openalex.org/W2359532622","https://openalex.org/W2921318524","https://openalex.org/W2377571686","https://openalex.org/W4380988671","https://openalex.org/W1925657225","https://openalex.org/W4213259602","https://openalex.org/W4303491838"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,46],"auto-generating":[3,50,113],"analog":[4],"and":[5,25,58,79,95,104,119,136],"mixed-signal":[6],"(AMS)":[7],"circuits":[8,17],"use":[9],"standard":[10,23,134],"digital":[11,22],"tool":[12],"flows":[13],"to":[14,75],"compose":[15],"AMS":[16,51,65],"from":[18],"a":[19,26,73,84,90,100,125],"combination":[20],"of":[21,28,62,127],"cells":[24,30],"set":[27],"auxiliary":[29],"(auxcells).":[31],"Until":[32],"now,":[33],"generating":[34],"auxcell":[35,77,86,97,106],"layouts":[36,78],"for":[37,49,99,117,122],"each":[38],"new":[39],"PDK":[40],"was":[41],"the":[42,47,55,60,63],"last":[43],"manual":[44],"step":[45],"flow":[48],"components,":[52],"which":[53],"limited":[54],"available":[56],"auxcells":[57,116,121],"reduced":[59],"optimality":[61],"auto-generated":[64],"designs.":[66],"To":[67],"solve":[68],"this,":[69],"we":[70],"propose":[71],"AuxcellGen,":[72],"framework":[74,109],"auto-generate":[76],"performance":[80,87],"models.":[81],"Aux-cellGen":[82],"generates":[83],"parasitic-aware":[85],"model":[88],"using":[89],"neural":[91],"network":[92],"(NN),":[93],"auto-sizes":[94],"optimizes":[96],"schematics":[98],"given":[101],"design":[102],"target,":[103],"auto-generates":[105],"layouts.":[107],"The":[108],"is":[110],"demonstrated":[111],"by":[112],"tristate":[114],"buffer":[115],"PLLs":[118],"sense-amplifier":[120],"SRAM":[123],"across":[124],"range":[126],"user":[128],"specifications":[129],"that":[130],"are":[131],"compatible":[132],"with":[133],"cell":[135],"memory":[137],"bitcell":[138],"pitch.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}