{"id":"https://openalex.org/W4379116055","doi":"https://doi.org/10.23919/date56975.2023.10137243","title":"AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads","display_name":"AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379116055","doi":"https://doi.org/10.23919/date56975.2023.10137243"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137243","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100458165","display_name":"Chi Zhang","orcid":"https://orcid.org/0000-0002-2503-857X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Chi Zhang","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zurich,Switzerland","Integrated Systems Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052998498","display_name":"Paul Scheffler","orcid":"https://orcid.org/0000-0003-4230-1381"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paul Scheffler","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zurich,Switzerland","Integrated Systems Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038724044","display_name":"Thomas Benz","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zurich,Switzerland","Integrated Systems Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039942285","display_name":"Matteo Perotti","orcid":"https://orcid.org/0000-0003-2413-8592"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Matteo Perotti","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zurich,Switzerland","Integrated Systems Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory,ETH Zurich,Switzerland","Department of Electrical, Electronic, and Information Engineering, University of Bologna, Italy","Integrated Systems Laboratory, ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory,ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Department of Electrical, Electronic, and Information Engineering, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0441,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79722607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7892498970031738},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5197075009346008},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5087135434150696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5061623454093933},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.498568058013916},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4394792914390564},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4359090328216553},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4220186471939087},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.41125011444091797},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2936123311519623},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1581503450870514}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7892498970031738},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5197075009346008},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5087135434150696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5061623454093933},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.498568058013916},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4394792914390564},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4359090328216553},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4220186471939087},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.41125011444091797},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2936123311519623},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1581503450870514},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date56975.2023.10137243","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/958546","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/958546","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1844274058","https://openalex.org/W1854214752","https://openalex.org/W2020526771","https://openalex.org/W2035080386","https://openalex.org/W2097215759","https://openalex.org/W2157103506","https://openalex.org/W2564706542","https://openalex.org/W2597379170","https://openalex.org/W2807581472","https://openalex.org/W2936567838","https://openalex.org/W2953184160","https://openalex.org/W3016309475","https://openalex.org/W3106620263","https://openalex.org/W3150538041","https://openalex.org/W3152508978","https://openalex.org/W3171886569","https://openalex.org/W3191906639","https://openalex.org/W3196886152","https://openalex.org/W4287363917","https://openalex.org/W4307079523","https://openalex.org/W6639055396","https://openalex.org/W6782864349","https://openalex.org/W6790503700"],"related_works":["https://openalex.org/W2090814603","https://openalex.org/W2184185181","https://openalex.org/W2065759842","https://openalex.org/W2019238062","https://openalex.org/W2382679704","https://openalex.org/W2264681025","https://openalex.org/W2381657634","https://openalex.org/W1976214800","https://openalex.org/W2353242223","https://openalex.org/W2403746790"],"abstract_inverted_index":{"Data-intensive":[0],"applications":[1],"involving":[2],"irregular":[3,69,73],"memory":[4,13,77,126,135,141],"streams":[5],"are":[6],"inefficiently":[7],"handled":[8],"by":[9,84],"modern":[10],"processors":[11],"and":[12,35,63,79,100,130,166,171,173,179,190],"systems":[14],"highly":[15],"optimized":[16],"for":[17,128],"regular,":[18],"contiguous":[19],"data.":[20],"Recent":[21],"work":[22],"tackles":[23],"these":[24],"inefficiencies":[25],"in":[26,48],"hardware":[27],"through":[28],"core-side":[29],"stream":[30,74],"extensions":[31],"or":[32],"memory-side":[33],"prefetchers":[34],"accelerators,":[36],"but":[37],"fails":[38],"to":[39,56,66,76,105,121],"provide":[40],"end-to-end":[41,68],"solutions":[42],"which":[43],"also":[44],"achieve":[45],"high":[46],"efficiency":[47,175],"on-chip":[49,161],"interconnects.":[50],"We":[51],"propose":[52],"AXI-Pack,":[53],"an":[54,116,185],"extension":[55],"ARM's":[57],"AXI4":[58,99,186],"protocol":[59],"introducing":[60],"bandwidth-efficient":[61],"strided":[62,129,189],"indirect":[64,191],"bursts":[65],"enable":[67],"streams.":[70],"AXI-Pack":[71,123,145,157],"adds":[72],"semantics":[75],"requests":[78],"avoids":[80],"inefficient":[81],"narrow-bus":[82],"transfers":[83],"packing":[85],"multiple":[86],"narrow":[87],"data":[88],"elements":[89],"onto":[90],"a":[91,139,148,151,182],"wide":[92],"bus.":[93],"It":[94],"retains":[95],"full":[96],"compatibility":[97],"with":[98,150],"does":[101],"not":[102],"require":[103],"modifications":[104],"non-burst-reshaping":[106],"interconnect":[107,153],"IPs.":[108],"To":[109],"demonstrate":[110],"our":[111],"approach":[112],"end-to-end,":[113],"we":[114,137],"extend":[115],"open-source":[117],"RISC-V":[118],"vector":[119],"processor":[120],"leverage":[122],"at":[124],"its":[125],"interface":[127],"indexed":[131],"accesses.":[132],"On":[133,147],"the":[134],"side,":[136],"design":[138],"banked":[140],"controller":[142],"efficiently":[143],"handling":[144],"requests.":[146],"system":[149],"256-bit-wide":[152],"running":[154],"FP32":[155],"workloads,":[156],"achieves":[158],"near-ideal":[159],"peak":[160],"bus":[162,187],"utilizations":[163],"of":[164,169,177],"87%":[165],"39%,":[167],"speedups":[168],"5.4x":[170],"2.4x,":[172],"energy":[174],"improvements":[176],"5.3x":[178],"2.1x":[180],"over":[181],"baseline":[183],"using":[184],"on":[188],"benchmarks,":[192],"respectively.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}