{"id":"https://openalex.org/W4379116082","doi":"https://doi.org/10.23919/date56975.2023.10137216","title":"TURBULENCE: Complexity-effective Out-of-order Execution on GPU with Distance-based ISA","display_name":"TURBULENCE: Complexity-effective Out-of-order Execution on GPU with Distance-based ISA","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379116082","doi":"https://doi.org/10.23919/date56975.2023.10137216"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137216","is_oa":false,"landing_page_url":"http://dx.doi.org/10.23919/date56975.2023.10137216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046465633","display_name":"Reoma Matsuo","orcid":"https://orcid.org/0000-0002-7552-308X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Reoma Matsuo","raw_affiliation_strings":["The University of Tokyo,Tokyo,Japan","The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102084545","display_name":"Toru Koizumi","orcid":"https://orcid.org/0000-0003-0990-1916"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru Koizumi","raw_affiliation_strings":["The University of Tokyo,Tokyo,Japan","The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068571937","display_name":"Hidetsugu Irie","orcid":"https://orcid.org/0000-0002-5678-2377"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidetsugu Irie","raw_affiliation_strings":["The University of Tokyo,Tokyo,Japan","The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091236698","display_name":"Shuichi Sakai","orcid":"https://orcid.org/0000-0002-5471-9091"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuichi Sakai","raw_affiliation_strings":["The University of Tokyo,Tokyo,Japan","The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102797966","display_name":"Ryota Shioya","orcid":"https://orcid.org/0000-0002-9309-5875"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryota Shioya","raw_affiliation_strings":["The University of Tokyo,Tokyo,Japan","The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046465633"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06077261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8673898577690125},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7757554650306702},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7478589415550232},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7071163654327393},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.6613049507141113},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5148922204971313},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4935864210128784},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4862993657588959},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41835343837738037},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4181394875049591},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38769960403442383},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12890532612800598}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8673898577690125},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7757554650306702},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7478589415550232},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7071163654327393},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.6613049507141113},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5148922204971313},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4935864210128784},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4862993657588959},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41835343837738037},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4181394875049591},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38769960403442383},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12890532612800598},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10137216","is_oa":false,"landing_page_url":"http://dx.doi.org/10.23919/date56975.2023.10137216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1510808677","https://openalex.org/W1964740750","https://openalex.org/W1979527452","https://openalex.org/W2080592089","https://openalex.org/W2093043622","https://openalex.org/W2093723220","https://openalex.org/W2238100542","https://openalex.org/W2905472326","https://openalex.org/W2991330024","https://openalex.org/W6641419751","https://openalex.org/W6690244229","https://openalex.org/W6757648146"],"related_works":["https://openalex.org/W1566200918","https://openalex.org/W4241438378","https://openalex.org/W4389476319","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2133675875","https://openalex.org/W2562747857","https://openalex.org/W4200229993","https://openalex.org/W1595275176","https://openalex.org/W4242316748"],"abstract_inverted_index":{"A":[0],"graphic":[1],"processing":[2],"unit":[3],"(GPU)":[4],"is":[5],"a":[6,55,74],"processor":[7],"that":[8,18,58,77],"achieves":[9],"high":[10],"throughput":[11],"by":[12,65],"exploiting":[13],"data":[14],"parallelism.":[15],"We":[16,39],"found":[17],"many":[19],"GPU":[20],"workloads":[21],"also":[22],"contain":[23],"instruction-level":[24],"parallelism,":[25],"which":[26],"can":[27],"be":[28],"extracted":[29],"through":[30],"out-of-order":[31,47,89],"execution":[32,48,90],"to":[33],"provide":[34],"additional":[35],"performance":[36],"improvement":[37],"opportunities.":[38],"propose":[40],"the":[41,60,79],"TURBULENCE":[42,51],"architecture":[43],"for":[44],"very":[45],"low-cost":[46],"on":[49,91],"GPUs.":[50],"consists":[52],"of":[53,62,69],"1)":[54],"novel":[56,75,80],"ISA":[57,84],"introduces":[59],"concept":[61],"referencing":[63],"operands":[64],"inter-instruction":[66],"distance":[67],"instead":[68],"register":[70],"numbers":[71],"and":[72,85],"2)":[73],"microarchitecture":[76,86],"executes":[78],"ISA.":[81],"Our":[82],"proposed":[83],"enable":[87],"cost-effective":[88],"GPUs":[92],"without":[93],"introducing":[94],"expensive":[95],"hardware.":[96]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}