{"id":"https://openalex.org/W4379116013","doi":"https://doi.org/10.23919/date56975.2023.10137204","title":"P-PIM: A Parallel Processing-in-DRAM Framework Enabling Row Hammer Protection","display_name":"P-PIM: A Parallel Processing-in-DRAM Framework Enabling Row Hammer Protection","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379116013","doi":"https://doi.org/10.23919/date56975.2023.10137204"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137204","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036434056","display_name":"Ranyang Zhou","orcid":"https://orcid.org/0009-0000-9932-1733"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranyang Zhou","raw_affiliation_strings":["New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA,07102"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA,07102","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014997518","display_name":"Sepehr Tabrizchi","orcid":"https://orcid.org/0000-0001-5105-3450"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sepehr Tabrizchi","raw_affiliation_strings":["School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086263231","display_name":"Mehrdad Morsali","orcid":"https://orcid.org/0000-0003-3394-1598"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehrdad Morsali","raw_affiliation_strings":["New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA,07102"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA,07102","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077392159","display_name":"Arman Roohi","orcid":"https://orcid.org/0000-0002-0900-8768"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arman Roohi","raw_affiliation_strings":["School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln,Lincoln,NE,USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"School of Computing, University of Nebraska-Lincoln, Lincoln, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA,07102"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,Department of Electrical and Computer Engineering,Newark,NJ,USA,07102","institution_ids":["https://openalex.org/I118118575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9267491102218628},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6848190426826477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6792096495628357},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6152147054672241},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5851647853851318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5490943193435669},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5461221933364868},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.433424711227417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.432804673910141},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.370827317237854},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25497210025787354},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2521395683288574},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12510809302330017},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.09697550535202026}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9267491102218628},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6848190426826477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6792096495628357},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6152147054672241},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5851647853851318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5490943193435669},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5461221933364868},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.433424711227417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.432804673910141},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.370827317237854},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25497210025787354},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2521395683288574},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12510809302330017},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.09697550535202026}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10137204","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1985055077","https://openalex.org/W2147657366","https://openalex.org/W2157116240","https://openalex.org/W2170382128","https://openalex.org/W2525431465","https://openalex.org/W2765234579","https://openalex.org/W2939057911","https://openalex.org/W2946829484","https://openalex.org/W2980688670","https://openalex.org/W2997176513","https://openalex.org/W3042829099","https://openalex.org/W3045328293","https://openalex.org/W3046609696","https://openalex.org/W3082761341","https://openalex.org/W3105648728","https://openalex.org/W3126393290","https://openalex.org/W3133752511","https://openalex.org/W3153645570","https://openalex.org/W3155004489","https://openalex.org/W3157763265","https://openalex.org/W3207641784","https://openalex.org/W4281916312","https://openalex.org/W4285676464","https://openalex.org/W4288057800","https://openalex.org/W6727701103","https://openalex.org/W6762157451","https://openalex.org/W6768731708","https://openalex.org/W6775611046","https://openalex.org/W6778471162","https://openalex.org/W6793713971","https://openalex.org/W6802337723"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2536264121","https://openalex.org/W2516517078","https://openalex.org/W2900372418","https://openalex.org/W2338545698","https://openalex.org/W4382618825","https://openalex.org/W2924367614","https://openalex.org/W2181692804","https://openalex.org/W4221167253","https://openalex.org/W2912837441"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,46,57,75,100],"Parallel":[6],"Processing-In-DRAM":[7],"architecture":[8],"named":[9],"P-PIM":[10,23,53,83,105],"leveraging":[11],"the":[12,32,37,41,70,90,96,112],"high":[13],"density":[14],"of":[15,40,103],"DRAM":[16],"to":[17,68,108],"enable":[18],"fast":[19],"and":[20,59,65,115],"flexible":[21],"computation.":[22],"enables":[24],"bulk":[25],"bit-wise":[26],"in-DRAM":[27,61],"logic":[28],"between":[29],"operands":[30],"in":[31],"same":[33],"bit-line":[34],"by":[35],"elevating":[36],"analog":[38],"operation":[39],"memory":[42,71],"sub-array":[43],"based":[44],"on":[45],"novel":[47],"dual-row":[48],"activation":[49],"mechanism.":[50],"With":[51],"this,":[52],"can":[54],"opportunistically":[55],"perform":[56],"complete":[58],"inexpensive":[60],"RowHammer":[62],"(RH)":[63],"self-tracking":[64],"mitigation":[66],"technique":[67],"protect":[69],"unit":[72],"against":[73],"such":[74],"challenging":[76],"security":[77],"vulnerability.":[78],"Our":[79],"results":[80],"show":[81],"that":[82],"achieves":[84],"~72%":[85],"higher":[86],"energy":[87],"efficiency":[88],"than":[89],"fastest":[91],"charge-sharing-based":[92],"designs.":[93],"As":[94],"for":[95],"RH":[97],"protection,":[98],"with":[99],"worst-case":[101],"slowdown":[102],"~0.8%,":[104],"archives":[106],"up":[107],"71%":[109],"energy-saving":[110],"over":[111,119],"SRAM/CAM-based":[113],"frameworks":[114],"about":[116],"90%":[117],"saving":[118],"DRAM-based":[120],"frameworks.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}