{"id":"https://openalex.org/W4379116116","doi":"https://doi.org/10.23919/date56975.2023.10137175","title":"TOFU: A Two-Step Floorplan Refinement Framework for Whitespace Reduction","display_name":"TOFU: A Two-Step Floorplan Refinement Framework for Whitespace Reduction","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379116116","doi":"https://doi.org/10.23919/date56975.2023.10137175"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137175","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107963655","display_name":"Shixiong Kai","orcid":"https://orcid.org/0009-0006-1563-3179"},"institutions":[{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Shixiong Kai","raw_affiliation_strings":["Huawai Noah&#x0027;s Ark Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawai Noah&#x0027;s Ark Lab","institution_ids":["https://openalex.org/I4210159102"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080499552","display_name":"Chak-Wa Pui","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Chak-Wa Pui","raw_affiliation_strings":["Huawai Noah&#x0027;s Ark Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawai Noah&#x0027;s Ark Lab","institution_ids":["https://openalex.org/I4210159102"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088412694","display_name":"Fangzhou Wang","orcid":"https://orcid.org/0000-0002-9640-5285"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Fangzhou Wang","raw_affiliation_strings":["The Chinese University of Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104123925","display_name":"Shougao Jiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shougao Jiang","raw_affiliation_strings":["Hisilicon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hisilicon","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040037769","display_name":"B Wang","orcid":"https://orcid.org/0009-0001-2115-0513"},"institutions":[{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Bin Wang","raw_affiliation_strings":["Huawai Noah&#x0027;s Ark Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawai Noah&#x0027;s Ark Lab","institution_ids":["https://openalex.org/I4210159102"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088846168","display_name":"Yu Huang","orcid":"https://orcid.org/0000-0002-7449-2867"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu Huang","raw_affiliation_strings":["Hisilicon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hisilicon","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045895968","display_name":"Jianye Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]},{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["CN","SE"],"is_corresponding":false,"raw_author_name":"Jianye Hao","raw_affiliation_strings":["Huawai Noah&#x0027;s Ark Lab","Tianjin University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawai Noah&#x0027;s Ark Lab","institution_ids":["https://openalex.org/I4210159102"]},{"raw_affiliation_string":"Tianjin University","institution_ids":["https://openalex.org/I162868743"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9863225817680359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8035969734191895},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6452864408493042},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5971612930297852},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.53397536277771},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5125989317893982},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42519354820251465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35185176134109497},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2759900689125061},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2757273316383362},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.24130359292030334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17151683568954468},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10801953077316284}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9863225817680359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8035969734191895},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6452864408493042},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5971612930297852},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.53397536277771},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5125989317893982},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42519354820251465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35185176134109497},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2759900689125061},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2757273316383362},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.24130359292030334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17151683568954468},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10801953077316284},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10137175","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1939710494","https://openalex.org/W1993509482","https://openalex.org/W2095550547","https://openalex.org/W2103223585","https://openalex.org/W2111878713","https://openalex.org/W2114772983","https://openalex.org/W2144615908","https://openalex.org/W2149544985","https://openalex.org/W2899620233","https://openalex.org/W2937035371","https://openalex.org/W6677241293"],"related_works":["https://openalex.org/W3010631755","https://openalex.org/W2781601456","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W4249576260","https://openalex.org/W2124495928","https://openalex.org/W2903073708","https://openalex.org/W2115502122","https://openalex.org/W2138401961","https://openalex.org/W2353155791"],"abstract_inverted_index":{"Floorplanning,":[0],"as":[1],"an":[2],"early":[3],"step":[4],"in":[5,150],"physical":[6],"design,":[7],"will":[8,86],"greatly":[9],"affect":[10],"the":[11,14,24,28,31,77,82,95,99,104,108,128,131,154],"PPA":[12],"of":[13,30,79,103,130],"later":[15],"stages.":[16],"To":[17,97],"achieve":[18],"better":[19],"performance":[20],"while":[21],"main-taining":[22],"relatively":[23],"same":[25],"chip":[26],"size,":[27],"utilization":[29],"generated":[32,134],"floorplan":[33,60,106],"needs":[34],"to":[35,41,92,148,162],"be":[36,47,87,139],"high":[37],"and":[38,65,101,146],"constraints":[39],"related":[40],"design":[42],"rules,":[43],"routability,":[44],"power":[45],"should":[46],"honored.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"propose":[53],"a":[54,111,116,163],"two-step":[55],"framework,":[56],"called":[57],"TOFU,":[58],"for":[59],"whitespace":[61,85,129],"reduction":[62],"with":[63,115],"fixed-outline":[64],"soft/pre-":[66],"placed/hard":[67],"modules":[68,83],"modeled.":[69],"Whitespace":[70],"is":[71,122,157],"first":[72],"reduced":[73,140],"by":[74,135,141],"iteratively":[75],"refining":[76],"locations":[78],"modules.":[80],"Then":[81],"near":[84],"changed":[88],"into":[89],"rectilinear":[90],"shapes":[91],"further":[93],"improve":[94],"utilization.":[96,165],"ensure":[98],"legality":[100],"quality":[102],"intermediate":[105],"during":[107],"refinement":[109],"process,":[110],"constraint":[112,118],"graph-based":[113],"legalizer":[114],"novel":[117],"graph":[119],"construction":[120],"method":[121],"proposed.":[123],"Experimental":[124],"results":[125],"show":[126],"that":[127],"initial":[132],"floorplans":[133],"Corblivar":[136],"[1]":[137],"can":[138],"about":[142],"70%":[143],"on":[144],"average":[145],"up":[147],"90%":[149],"several":[151],"cases.":[152],"Moreover,":[153],"resulting":[155],"wirelength":[156],"also":[158],"3%":[159],"shorter":[160],"due":[161],"higher":[164]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
