{"id":"https://openalex.org/W4379115843","doi":"https://doi.org/10.23919/date56975.2023.10137050","title":"Fast STA Graph Partitioning Framework for Multi-GPU Acceleration","display_name":"Fast STA Graph Partitioning Framework for Multi-GPU Acceleration","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379115843","doi":"https://doi.org/10.23919/date56975.2023.10137050"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10137050","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056080873","display_name":"Guannan Guo","orcid":"https://orcid.org/0000-0003-1847-2068"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Guannan Guo","raw_affiliation_strings":["University of Illinois at Urbana,Department of Electrical and Computer Engineering,Champaign,IL,USA","Department of Electrical and Computer Engineering, University of Illinois at Urbana, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana,Department of Electrical and Computer Engineering,Champaign,IL,USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088685794","display_name":"Tsung\u2010Wei Huang","orcid":"https://orcid.org/0000-0001-9768-3378"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tsung-Wei Huang","raw_affiliation_strings":["University of Utah,Department of Electrical and Computer Engineering,Salt Lake City,UT,USA","Department of Electrical and Computer Engineering, University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah,Department of Electrical and Computer Engineering,Salt Lake City,UT,USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Martin Wong","raw_affiliation_strings":["University of Illinois at Urbana,Department of Electrical and Computer Engineering,Champaign,IL,USA","Department of Electrical and Computer Engineering, University of Illinois at Urbana, Champaign, IL, USA","Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, NT, Hong Kong"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana,Department of Electrical and Computer Engineering,Champaign,IL,USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, NT, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056080873"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":2.3422,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.88760046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8489097356796265},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.8358827829360962},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6925160884857178},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5601145029067993},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4827834665775299},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.44344624876976013},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41621676087379456},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.28818216919898987},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23078006505966187},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1429758369922638}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8489097356796265},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.8358827829360962},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6925160884857178},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5601145029067993},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4827834665775299},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.44344624876976013},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41621676087379456},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28818216919898987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23078006505966187},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1429758369922638}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10137050","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date56975.2023.10137050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1812840088","display_name":null,"funder_award_id":"CCF-2126672,CCF-2144523,OAC-2209957,TI-2229304","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W125936143","https://openalex.org/W2070232376","https://openalex.org/W2128853364","https://openalex.org/W2345178427","https://openalex.org/W2963366311","https://openalex.org/W3041526861","https://openalex.org/W3111098492","https://openalex.org/W3188917597","https://openalex.org/W3211750799","https://openalex.org/W4200319213","https://openalex.org/W4231716170","https://openalex.org/W4234854400","https://openalex.org/W4244015912","https://openalex.org/W4252769808","https://openalex.org/W4283390926","https://openalex.org/W4293025123"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W4382618745","https://openalex.org/W2885125400","https://openalex.org/W1001352512","https://openalex.org/W1989889224","https://openalex.org/W1973775000","https://openalex.org/W2748922771","https://openalex.org/W1987128138"],"abstract_inverted_index":{"Path-based":[0],"Analysis":[1,10],"(PBA)":[2],"is":[3,54],"a":[4,74],"key":[5],"process":[6,138],"in":[7],"Static":[8],"Timing":[9],"(STA)":[11],"to":[12,27,41,125],"reduce":[13],"excessive":[14],"slack":[15],"pessimism.":[16],"How-ever,":[17],"PBA":[18,43,60,87,123,137],"can":[19,80,94,133],"easily":[20],"become":[21],"the":[22,86,106,117,136],"major":[23],"performance":[24],"bottleneck":[25],"due":[26],"its":[28],"long":[29],"execution":[30],"time.":[31],"To":[32],"overcome":[33],"this":[34,70],"bottleneck,":[35],"recent":[36],"STA":[37,82],"researches":[38],"have":[39],"proposed":[40],"accelerate":[42,135],"algorithms":[44],"with":[45,65,141],"manycore":[46],"CPU":[47],"and":[48,84,101,120],"GPU":[49,52],"parallelisms.":[50],"However,":[51],"memory":[53],"rather":[55],"limited":[56],"when":[57],"we":[58,72],"compute":[59],"on":[61,105,139],"large":[62],"industrial":[63],"designs":[64,140],"millions":[66],"of":[67,108],"gates.":[68,144],"In":[69],"work,":[71],"introduce":[73],"new":[75],"endpoint-oriented":[76],"partitioning":[77],"framework":[78,93,132],"that":[79,130],"separate":[81],"graphs":[83],"dispatch":[85],"workload":[88],"onto":[89],"multiple":[90,126],"GPUs.":[91,127],"Our":[92],"quickly":[95],"identify":[96],"logic":[97],"overlaps":[98],"among":[99],"endpoints":[100,103,119],"group":[102],"based":[104],"size":[107],"shared":[109],"logic.":[110],"We":[111],"then":[112],"recover":[113],"graph":[114],"partitions":[115],"from":[116],"grouped":[118],"offload":[121],"independent":[122],"workloads":[124],"Experiments":[128],"show":[129],"our":[131],"largely":[134],"over":[142],"10M":[143]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":5}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}