{"id":"https://openalex.org/W4379115938","doi":"https://doi.org/10.23919/date56975.2023.10136911","title":"Bitstream- Level Interconnect Fault Characterization for SRAM-based FPGAs","display_name":"Bitstream- Level Interconnect Fault Characterization for SRAM-based FPGAs","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4379115938","doi":"https://doi.org/10.23919/date56975.2023.10136911"},"language":"en","primary_location":{"id":"doi:10.23919/date56975.2023.10136911","is_oa":false,"landing_page_url":"http://dx.doi.org/10.23919/date56975.2023.10136911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028238740","display_name":"Christian Fibich","orcid":"https://orcid.org/0000-0001-8499-1507"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Christian Fibich","raw_affiliation_strings":["University of Applied Sciences,Technikum Wien,Dept. of Electronic Engineering,Vienna,Austria","Dept. of Electronic Engineering, Technikum Wien, University of Applied Sciences, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Applied Sciences,Technikum Wien,Dept. of Electronic Engineering,Vienna,Austria","institution_ids":["https://openalex.org/I121760703"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Technikum Wien, University of Applied Sciences, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028034207","display_name":"Martin Horauer","orcid":"https://orcid.org/0000-0001-6835-0662"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Martin Horauer","raw_affiliation_strings":["University of Applied Sciences,Technikum Wien,Dept. of Electronic Engineering,Vienna,Austria","Dept. of Electronic Engineering, Technikum Wien, University of Applied Sciences, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Applied Sciences,Technikum Wien,Dept. of Electronic Engineering,Vienna,Austria","institution_ids":["https://openalex.org/I121760703"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Technikum Wien, University of Applied Sciences, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007015294","display_name":"Roman Obermaisser","orcid":"https://orcid.org/0009-0002-4483-1503"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roman Obermaisser","raw_affiliation_strings":["University of Siegen,Chair for Embedded Systems,Siegen,Germany","Chair for Embedded Systems, University of Siegen, Siegen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Siegen,Chair for Embedded Systems,Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"Chair for Embedded Systems, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8615145683288574},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8095831871032715},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7610291242599487},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6471965312957764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.576278805732727},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.555754542350769},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.4611549377441406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.457505464553833},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43780896067619324},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2968435287475586},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2308405041694641},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1082446277141571},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08207491040229797},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08016759157180786}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8615145683288574},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8095831871032715},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7610291242599487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6471965312957764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.576278805732727},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.555754542350769},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.4611549377441406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.457505464553833},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43780896067619324},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2968435287475586},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2308405041694641},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1082446277141571},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08207491040229797},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08016759157180786},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date56975.2023.10136911","is_oa":false,"landing_page_url":"http://dx.doi.org/10.23919/date56975.2023.10136911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W165265432","https://openalex.org/W2891034350","https://openalex.org/W2912412330","https://openalex.org/W2913560214","https://openalex.org/W2951981700","https://openalex.org/W3186013935"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W2121309702","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"A":[0],"significant":[1],"portion":[2],"of":[3,7,20,50,64,75,84,121],"the":[4,15,18,26,48,61,100,119],"configuration":[5],"memory":[6],"modern":[8],"SRAM-based":[9],"FPGAs":[10,79],"is":[11,29],"dedicated":[12],"to":[13,46,59,109,118,131],"configuring":[14],"interconnect.":[16],"Understanding":[17],"effects":[19,49,63],"interconnect-related":[21],"Single-Event":[22],"Upsets":[23],"(SEUs)":[24],"on":[25],"circuit's":[27],"behavior":[28],"critical":[30,111,123],"for":[31,72,99],"developing":[32],"accurate":[33],"reliability":[34],"prediction":[35,133],"and":[36,58,77,127],"efficient":[37],"fault":[38,56,70],"mitigation":[39],"approaches.":[40,138],"This":[41,92],"work":[42],"describes":[43],"an":[44],"approach":[45],"classify":[47],"single-bit":[51,85],"interconnect":[52,86],"faults":[53,87,107],"into":[54],"well-known":[55],"models,":[57],"characterize":[60],"electrical":[62],"these":[65],"modeled":[66],"faults.":[67],"An":[68],"experimental":[69],"characterization":[71],"two":[73],"families":[74],"Xilinx":[76],"Lattice":[78],"shows":[80],"that":[81],"different":[82,90],"types":[83],"exhibit":[88],"significantly":[89],"criticality.":[91],"may":[93,128],"serve":[94],"as":[95],"a":[96],"partial":[97],"explanation":[98],"large":[101],"discrepancies":[102],"reported":[103],"in":[104],"literature":[105],"between":[106],"predicted":[108],"be":[110,129],"by":[112],"state-of-the-art":[113],"methods":[114],"(\u201cessential":[115],"bits\u201d)":[116],"compared":[117],"numbers":[120],"actually":[122],"bits":[124],"determined":[125],"experimentally":[126],"used":[130],"improve":[132],"accuracy":[134],"or":[135],"reliability-aware":[136],"routing":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}