{"id":"https://openalex.org/W4280644295","doi":"https://doi.org/10.23919/date54114.2022.9774617","title":"DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5D Chiplet Networks","display_name":"DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5D Chiplet Networks","publication_year":2022,"publication_date":"2022-03-14","ids":{"openalex":"https://openalex.org/W4280644295","doi":"https://doi.org/10.23919/date54114.2022.9774617"},"language":"en","primary_location":{"id":"doi:10.23919/date54114.2022.9774617","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774617","pdf_url":null,"source":{"id":"https://openalex.org/S4363607924","display_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013592054","display_name":"Ebadollah Taheri","orcid":"https://orcid.org/0000-0001-5099-5155"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ebadollah Taheri","raw_affiliation_strings":["Colorado State University,Department of Electrical and Computer Engineering,USA","Department of Electrical and Computer Engineering, Colorado State University, USA"],"affiliations":[{"raw_affiliation_string":"Colorado State University,Department of Electrical and Computer Engineering,USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Colorado State University,Department of Electrical and Computer Engineering,USA","Department of Electrical and Computer Engineering, Colorado State University, USA"],"affiliations":[{"raw_affiliation_string":"Colorado State University,Department of Electrical and Computer Engineering,USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039971454","display_name":"Mahdi Nikdast","orcid":"https://orcid.org/0000-0003-4930-2985"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahdi Nikdast","raw_affiliation_strings":["Colorado State University,Department of Electrical and Computer Engineering,USA","Department of Electrical and Computer Engineering, Colorado State University, USA"],"affiliations":[{"raw_affiliation_string":"Colorado State University,Department of Electrical and Computer Engineering,USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013592054"],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":5.8457,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.97952407,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1047","last_page":"1052"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7323117256164551},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.649724006652832},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5266194939613342},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.48944392800331116},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.48358672857284546},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.4742671251296997},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.46823614835739136},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4636911153793335},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.44764116406440735},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.43959370255470276},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4202284812927246},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4148891270160675},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.3898788094520569},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3294326066970825},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2762655019760132},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2663533687591553}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7323117256164551},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.649724006652832},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5266194939613342},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.48944392800331116},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.48358672857284546},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.4742671251296997},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.46823614835739136},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4636911153793335},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.44764116406440735},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.43959370255470276},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4202284812927246},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4148891270160675},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.3898788094520569},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3294326066970825},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2762655019760132},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2663533687591553},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date54114.2022.9774617","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774617","pdf_url":null,"source":{"id":"https://openalex.org/S4363607924","display_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4968382896","display_name":null,"funder_award_id":"CNS-2046226","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1989903628","https://openalex.org/W1990505905","https://openalex.org/W2147657366","https://openalex.org/W2170509098","https://openalex.org/W2234584938","https://openalex.org/W2289113703","https://openalex.org/W2324431032","https://openalex.org/W2346276540","https://openalex.org/W2509453741","https://openalex.org/W2581211232","https://openalex.org/W2728730510","https://openalex.org/W2884166449","https://openalex.org/W2945372933","https://openalex.org/W2945577986","https://openalex.org/W3092226368","https://openalex.org/W3094554961","https://openalex.org/W3183394489","https://openalex.org/W3213964196","https://openalex.org/W4245160202","https://openalex.org/W4291118775","https://openalex.org/W6689707640","https://openalex.org/W6763008167","https://openalex.org/W6784321719"],"related_works":["https://openalex.org/W2529513861","https://openalex.org/W4361186044","https://openalex.org/W2388344305","https://openalex.org/W757657516","https://openalex.org/W2539097916","https://openalex.org/W4377970799","https://openalex.org/W2944616377","https://openalex.org/W3127002380","https://openalex.org/W2889464401","https://openalex.org/W2251995179"],"abstract_inverted_index":{"By":[0],"interconnecting":[1],"smaller":[2],"chiplets":[3,43],"through":[4],"an":[5],"interposer,":[6],"2.5D":[7,82,122],"integration":[8],"offers":[9],"a":[10,139],"cost-effective":[11],"and":[12,31,55,75,146],"high-yield":[13],"solution":[14],"to":[15,26,32,44,62,93,116,136,144,153],"implement":[16],"large-scale":[17],"modular":[18],"systems.":[19,85],"Nevertheless,":[20],"the":[21,36,42,45,72,88,117,148],"underlying":[22],"network":[23,132,149],"is":[24],"prone":[25],"deadlock,":[27],"despite":[28],"deadlock-free":[29,74],"chiplets,":[30],"different":[33,107],"faults":[34,95],"on":[35],"vertical":[37,97],"links":[38,98],"used":[39],"for":[40,53,81,112,155],"connecting":[41],"interposer.":[46],"Unfortunately,":[47],"existing":[48],"fault-tolerant":[49,76],"routing":[50,77,119],"techniques":[51],"proposed":[52],"2D":[54],"3D":[56],"on-chip":[57],"networks":[58],"cannot":[59],"be":[60],"applied":[61],"chiplet":[63,84,123],"networks.":[64],"To":[65],"address":[66],"these":[67],"problems,":[68],"this":[69],"paper":[70],"presents":[71],"first":[73],"algorithm,":[78],"called":[79],"DeFT,":[80],"integrated":[83],"DeFT":[86,104,130],"improves":[87,131],"redundancy":[89],"in":[90,96,121],"vertical-link":[91,113],"selection":[92],"tolerate":[94,106],"while":[99,110],"considering":[100],"net-work":[101],"congestion.":[102],"Moreover,":[103],"can":[105],"vertical-link-fault":[108],"scenarios":[109,158],"accounting":[111],"utilization.":[114],"Compared":[115],"state-of-the-art":[118],"algorithms":[120],"systems,":[124],"our":[125],"simulation":[126],"results":[127],"show":[128],"that":[129],"reachability":[133],"by":[134,151],"up":[135,143,152],"75%":[137],"with":[138,159],"fault":[140],"rate":[141],"of":[142],"25%":[145],"reduces":[147],"latency":[150],"40%":[154],"multi-application":[156],"execution":[157],"less":[160],"than":[161],"2%":[162],"area":[163],"overhead.":[164]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":15},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}