{"id":"https://openalex.org/W4280608849","doi":"https://doi.org/10.23919/date54114.2022.9774544","title":"Improving Technology Mapping for And-Inverter-Cones","display_name":"Improving Technology Mapping for And-Inverter-Cones","publication_year":2022,"publication_date":"2022-03-14","ids":{"openalex":"https://openalex.org/W4280608849","doi":"https://doi.org/10.23919/date54114.2022.9774544"},"language":"en","primary_location":{"id":"doi:10.23919/date54114.2022.9774544","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774544","pdf_url":null,"source":{"id":"https://openalex.org/S4363607924","display_name":"2022 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079991192","display_name":"Martin Th\u00fcmmler","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Martin Thummler","raw_affiliation_strings":["Chair for Processor Design, CfAED Technische Universit&#x00E4;t Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CfAED Technische Universit&#x00E4;t Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Chair for Processor Design, CfAED Technische Universit&#x00E4;t Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CfAED Technische Universit&#x00E4;t Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair for Processor Design, CfAED Technische Universit&#x00E4;t Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CfAED Technische Universit&#x00E4;t Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079991192"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0350745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7395094633102417},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6298677921295166},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6155494451522827},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5842326879501343},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5292761921882629},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5232887864112854},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5132803916931152},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4937354028224945},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4862193167209625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3855217397212982},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3802228271961212},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35081613063812256},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32551679015159607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27361419796943665},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1665220558643341},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12569251656532288}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7395094633102417},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6298677921295166},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6155494451522827},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5842326879501343},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5292761921882629},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5232887864112854},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5132803916931152},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4937354028224945},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4862193167209625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3855217397212982},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3802228271961212},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35081613063812256},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32551679015159607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27361419796943665},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1665220558643341},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12569251656532288},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date54114.2022.9774544","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774544","pdf_url":null,"source":{"id":"https://openalex.org/S4363607924","display_name":"2022 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1670230100","https://openalex.org/W2007701500","https://openalex.org/W2082947990","https://openalex.org/W2133287836","https://openalex.org/W2150787480","https://openalex.org/W2584574128","https://openalex.org/W2789491226","https://openalex.org/W2789564496","https://openalex.org/W2906629987","https://openalex.org/W3033033241","https://openalex.org/W3176821810","https://openalex.org/W4239323126","https://openalex.org/W6637250897"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W4226309346"],"abstract_inverted_index":{"AND-inverter-cones":[0],"(AICs),":[1],"proposed":[2],"in":[3,95,116],"2012,":[4],"offer":[5],"a":[6,131,181,188],"suitable":[7],"alternative":[8],"to":[9,58,134,163,187,205],"Look-Up-Tables":[10],"(LUTs)":[11],"as":[12,75,171,203],"the":[13,46,55,60,67,81,96,103,117,124,136,197,210,217],"basic":[14],"building":[15],"block":[16],"for":[17,80,90,140,196],"FPGAs.":[18,65],"They":[19],"support":[20],"tapping":[21],"of":[22,33,48,54,63,98,119,192,209],"multiple":[23],"side":[24],"outputs":[25],"and":[26,100,129,149,194,199],"are":[27,113],"intrinsically":[28],"fracturable":[29],"which":[30,112,161],"favours":[31],"reduction":[32,191],"logic":[34],"duplication.":[35],"Unlike":[36],"<tex":[37],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[38],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">${k-inputs}$</tex>":[39],"LUTs,":[40],"their":[41],"area":[42,165,169,183,190],"scales":[43],"linearly":[44],"with":[45,180],"number":[47],"inputs.":[49],"Technology":[50],"mapping":[51,104,125],"is":[52,93],"one":[53],"crucial":[56],"tasks":[57],"realize":[59],"full":[61],"power":[62],"AIC-based":[64],"However,":[66],"current":[68],"state-of-the-art":[69],"implementations":[70],"suffers":[71],"two":[72],"main":[73],"drawbacks":[74],"they":[76,107],"do":[77],"not":[78],"account":[79],"AIC":[82,99,120],"properties":[83],"fully:":[84],"(i)":[85],"The":[86],"required":[87,138],"time":[88,139],"set":[89],"each":[91,141],"node":[92,142],"suboptimal":[94],"context":[97,118],"that":[101],"impairs":[102],"quality;":[105],"(ii)":[106],"rely":[108],"on":[109,145],"priority":[110,174],"cuts,":[111],"unnecessarily":[114],"runtime-intensive":[115],"mapping.":[121],"To":[122],"improve":[123],"quality,":[126],"we":[127],"propose":[128,152],"proof":[130],"new":[132],"method":[133,160],"calculate":[135],"maximal":[137],"purely":[143],"based":[144],"its":[146],"graph":[147],"depth":[148],"height.":[150],"We":[151],"an":[153],"asymptotically":[154],"runtime-optimal":[155],"in-memory":[156],"direct":[157],"cut":[158,175],"selection":[159],"leads":[162,186],"similar":[164],"numbers":[166],"(~":[167],"1%":[168],"overhead)":[170],"our":[172,206],"reference":[173,207],"implementation.":[176],"Combining":[177],"these":[178],"improvements":[179],"second":[182],"recovery":[184],"round":[185],"final":[189],"16.4%":[193],"3%":[195],"MCNC":[198],"VTR":[200],"benchmarks":[201],"respectively":[202],"compared":[204],"implementation":[208],"latest":[211],"known":[212],"technology":[213],"mapper,":[214],"while":[215],"leaving":[216],"delay":[218],"unaltered.":[219]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}