{"id":"https://openalex.org/W4280608849","doi":"https://doi.org/10.23919/date54114.2022.9774544","title":"Improving Technology Mapping for And-Inverter-Cones","display_name":"Improving Technology Mapping for And-Inverter-Cones","publication_year":2022,"publication_date":"2022-03-14","ids":{"openalex":"https://openalex.org/W4280608849","doi":"https://doi.org/10.23919/date54114.2022.9774544"},"language":"en","primary_location":{"id":"doi:10.23919/date54114.2022.9774544","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079991192","display_name":"Martin Th\u00fcmmler","orcid":null},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Thummler","raw_affiliation_strings":["Chair for Processor Design, CfAED Technische Universität Dresden,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CfAED Technische Universität Dresden,Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Chair for Processor Design, CfAED Technische Universität Dresden,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CfAED Technische Universität Dresden,Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair for Processor Design, CfAED Technische Universität Dresden,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, CfAED Technische Universität Dresden,Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04130233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7395094633102417},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6298677921295166},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6155494451522827},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5842326879501343},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5292761921882629},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5232887864112854},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5132803916931152},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4937354028224945},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4862193167209625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3855217397212982},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3802228271961212},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35081613063812256},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32551679015159607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27361419796943665},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1665220558643341},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12569251656532288}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7395094633102417},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6298677921295166},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6155494451522827},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5842326879501343},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5292761921882629},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5232887864112854},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5132803916931152},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4937354028224945},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4862193167209625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3855217397212982},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3802228271961212},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35081613063812256},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32551679015159607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27361419796943665},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1665220558643341},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12569251656532288},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date54114.2022.9774544","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1670230100","https://openalex.org/W2007701500","https://openalex.org/W2082947990","https://openalex.org/W2133287836","https://openalex.org/W2150787480","https://openalex.org/W2584574128","https://openalex.org/W2789491226","https://openalex.org/W2789564496","https://openalex.org/W2906629987","https://openalex.org/W3033033241","https://openalex.org/W3176821810","https://openalex.org/W4239323126","https://openalex.org/W6637250897"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W4226309346"],"abstract_inverted_index":{"AND-inverter-cones":[0],"(AICs),":[1],"proposed":[2],"in":[3,91,112],"2012,":[4],"offer":[5],"a":[6,127,177,184],"suitable":[7],"alternative":[8],"to":[9,54,130,159,183,201],"Look-Up-Tables":[10],"(LUTs)":[11],"as":[12,71,167,199],"the":[13,42,51,56,63,77,92,99,113,120,132,193,206,213],"basic":[14],"building":[15],"block":[16],"for":[17,76,86,136,192],"FPGAs.":[18,61],"They":[19],"support":[20],"tapping":[21],"of":[22,33,44,50,59,94,115,188,205],"multiple":[23],"side":[24],"outputs":[25],"and":[26,96,125,145,190,195],"are":[27,109],"intrinsically":[28],"fracturable":[29],"which":[30,108,157],"favours":[31],"reduction":[32,187],"logic":[34],"duplication.":[35],"Unlike${k-inputs}$LUTs,":[36],"their":[37],"area":[38,161,165,179,186],"scales":[39],"linearly":[40],"with":[41,176],"number":[43],"inputs.":[45],"Technology":[46],"mapping":[47,100,121],"is":[48,89],"one":[49],"crucial":[52],"tasks":[53],"realize":[55],"full":[57],"power":[58],"AIC-based":[60],"However,":[62],"current":[64],"state-of-the-art":[65],"implementations":[66],"suffers":[67],"two":[68],"main":[69],"drawbacks":[70],"they":[72,103],"do":[73],"not":[74],"account":[75],"AIC":[78,95,116],"properties":[79],"fully:":[80],"(i)":[81],"The":[82],"required":[83,134],"time":[84,135],"set":[85],"each":[87,137],"node":[88,138],"suboptimal":[90],"context":[93,114],"that":[97],"impairs":[98],"quality;":[101],"(ii)":[102],"rely":[104],"on":[105,141],"priority":[106,170],"cuts,":[107],"unnecessarily":[110],"runtime-intensive":[111],"mapping.":[117],"To":[118],"improve":[119],"quality,":[122],"we":[123],"propose":[124,148],"proof":[126],"new":[128],"method":[129,156],"calculate":[131],"maximal":[133],"purely":[139],"based":[140],"its":[142],"graph":[143],"depth":[144],"height.":[146],"We":[147],"an":[149],"asymptotically":[150],"runtime-optimal":[151],"in-memory":[152],"direct":[153],"cut":[154,171],"selection":[155],"leads":[158,182],"similar":[160],"numbers":[162],"(~":[163],"1%":[164],"overhead)":[166],"our":[168,202],"reference":[169,203],"implementation.":[172],"Combining":[173],"these":[174],"improvements":[175],"second":[178],"recovery":[180],"round":[181],"final":[185],"16.4%":[189],"3%":[191],"MCNC":[194],"VTR":[196],"benchmarks":[197],"respectively":[198],"compared":[200],"implementation":[204],"latest":[207],"known":[208],"technology":[209],"mapper,":[210],"while":[211],"leaving":[212],"delay":[214],"unaltered.":[215]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}