{"id":"https://openalex.org/W4280555049","doi":"https://doi.org/10.23919/date54114.2022.9774498","title":"Are Analytical Techniques Worthwhile for Analog IC Placement?","display_name":"Are Analytical Techniques Worthwhile for Analog IC Placement?","publication_year":2022,"publication_date":"2022-03-14","ids":{"openalex":"https://openalex.org/W4280555049","doi":"https://doi.org/10.23919/date54114.2022.9774498"},"language":"en","primary_location":{"id":"doi:10.23919/date54114.2022.9774498","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774498","pdf_url":null,"source":{"id":"https://openalex.org/S4363607924","display_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018086253","display_name":"Yishuang Lin","orcid":"https://orcid.org/0000-0003-1555-4623"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yishuang Lin","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101587350","display_name":"Yaguang Li","orcid":"https://orcid.org/0000-0001-9425-034X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaguang Li","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045033480","display_name":"Donghao Fang","orcid":"https://orcid.org/0000-0002-8529-0398"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donghao Fang","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063857392","display_name":"Meghna Madhusudan","orcid":"https://orcid.org/0000-0001-5101-2421"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Madhusudan","raw_affiliation_strings":["University of Minnesota"],"affiliations":[{"raw_affiliation_string":"University of Minnesota","institution_ids":["https://openalex.org/I2800403580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota"],"affiliations":[{"raw_affiliation_string":"University of Minnesota","institution_ids":["https://openalex.org/I2800403580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037025","display_name":"Ramesh Harjani","orcid":"https://orcid.org/0000-0001-7691-566X"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Harjani","raw_affiliation_strings":["University of Minnesota"],"affiliations":[{"raw_affiliation_string":"University of Minnesota","institution_ids":["https://openalex.org/I2800403580"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5018086253"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":3.5232,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.94692519,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7749701738357544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7521157264709473},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7263097763061523},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5720129013061523},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.46381160616874695},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4568539261817932},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.43416091799736023},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.43029487133026123},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4055296778678894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.382222056388855},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3674841821193695},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35639700293540955},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33187443017959595},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3137609660625458},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.26599812507629395},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2067750096321106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14371603727340698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11177456378936768},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08379477262496948}],"concepts":[{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7749701738357544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7521157264709473},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7263097763061523},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5720129013061523},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.46381160616874695},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4568539261817932},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.43416091799736023},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.43029487133026123},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4055296778678894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.382222056388855},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3674841821193695},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35639700293540955},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33187443017959595},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3137609660625458},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26599812507629395},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2067750096321106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14371603727340698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11177456378936768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08379477262496948},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date54114.2022.9774498","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date54114.2022.9774498","pdf_url":null,"source":{"id":"https://openalex.org/S4363607924","display_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W617196099","https://openalex.org/W1974278299","https://openalex.org/W1976234067","https://openalex.org/W2043503568","https://openalex.org/W2045221862","https://openalex.org/W2100776169","https://openalex.org/W2108229403","https://openalex.org/W2114871550","https://openalex.org/W2114912418","https://openalex.org/W2117278010","https://openalex.org/W2132693178","https://openalex.org/W2141019759","https://openalex.org/W2156110154","https://openalex.org/W2167190617","https://openalex.org/W2332691800","https://openalex.org/W2604893700","https://openalex.org/W2936995161","https://openalex.org/W2937035371","https://openalex.org/W3047288794","https://openalex.org/W3084745515","https://openalex.org/W3108107800","https://openalex.org/W3110662855","https://openalex.org/W3113090643","https://openalex.org/W3145854928","https://openalex.org/W3150574859","https://openalex.org/W6654645672","https://openalex.org/W6669048439","https://openalex.org/W6680965115","https://openalex.org/W6761030284","https://openalex.org/W6782926407"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W2155675690","https://openalex.org/W2185927297","https://openalex.org/W1563562883","https://openalex.org/W2030852227","https://openalex.org/W2111591643","https://openalex.org/W3151104204","https://openalex.org/W2391887037","https://openalex.org/W2163932442","https://openalex.org/W2102676394"],"abstract_inverted_index":{"Analytical":[0],"techniques":[1,58],"have":[2,22,85],"long":[3],"been":[4,23],"a":[5,41,77,90,116],"prevailing":[6],"approach":[7],"to":[8,13,65,132],"digital":[9],"IC":[10,27],"placement":[11],"due":[12],"their":[14],"advantage":[15],"in":[16,144],"handling":[17],"large-sized":[18],"problems.":[19],"Recently,":[20],"they":[21],"adopted":[24],"for":[25,93,105,115],"analog":[26,95],"placement,":[28,137],"an":[29,162],"area":[30],"where":[31],"prior":[32,82],"methods":[33,74,84],"were":[34],"mostly":[35],"based":[36],"on":[37,68,109],"simulated":[38,133,142],"annealing.":[39,134],"However,":[40],"comparative":[42],"study":[43],"between":[44],"the":[45,53,101,120,138,153],"two":[46],"classes":[47],"of":[48,55,146],"approaches":[49],"is":[50,59],"lacking.":[51],"Moreover,":[52,152],"effectiveness":[54],"different":[56],"analytical":[57,79,83,103,122,164],"not":[60,86],"clear.":[61],"This":[62],"work":[63,98],"attempts":[64],"shed":[66],"light":[67],"both":[69],"issues":[70],"by":[71],"studying":[72],"existing":[73],"and":[75,127,150],"developing":[76],"new":[78,102],"technique.":[80,165],"Since":[81],"addressed":[87],"circuit":[88,147],"performance,":[89,148],"critical":[91],"concern":[92],"automated":[94],"layout,":[96],"this":[97],"also":[99],"extends":[100],"placer":[104],"performance-driven":[106,136],"placement.":[107],"Experiments":[108],"various":[110],"test":[111],"circuits":[112],"show":[113],"that":[114],"conventional":[117],"performance-oblivious":[118],"formulation,":[119],"proposed":[121,139,154],"technique":[123,140,155],"achieves":[124],"55x":[125],"speedup":[126],"12%":[128],"wirelength":[129],"reduction":[130],"compared":[131],"For":[135],"outperforms":[141],"annealing":[143],"terms":[145],"area,":[149],"runtime.":[151],"generally":[156],"provides":[157],"better":[158],"solution":[159],"quality":[160],"than":[161],"alternative":[163]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}