{"id":"https://openalex.org/W3187014530","doi":"https://doi.org/10.23919/date51398.2021.9474252","title":"A Case for Emerging Memories in DNN Accelerators","display_name":"A Case for Emerging Memories in DNN Accelerators","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3187014530","doi":"https://doi.org/10.23919/date51398.2021.9474252","mag":"3187014530"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474252","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063359556","display_name":"Avilash Mukherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Avilash Mukherjee","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030652380","display_name":"Saurav Kumar","orcid":"https://orcid.org/0000-0002-2253-0462"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kumar Saurav","raw_affiliation_strings":["QUALCOMM, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"QUALCOMM, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053993126","display_name":"Prashant J. Nair","orcid":"https://orcid.org/0000-0002-1732-4314"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Prashant Nair","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048584348","display_name":"Sudip Shekhar","orcid":"https://orcid.org/0000-0003-0383-1929"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sudip Shekhar","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067207130","display_name":"Mieszko Lis","orcid":"https://orcid.org/0000-0003-3376-4384"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mieszko Lis","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6684,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.78652188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"938","last_page":"941"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8452399373054504},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7770465016365051},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6158396601676941},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5531119108200073},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.46217554807662964},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4232657253742218},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42141929268836975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.416584312915802},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3652802109718323},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3619442582130432},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30447715520858765},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23196420073509216},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23097312450408936},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.22337493300437927},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.12384888529777527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0958818793296814},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.095618337392807},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09219598770141602},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07858732342720032}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8452399373054504},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7770465016365051},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6158396601676941},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5531119108200073},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.46217554807662964},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4232657253742218},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42141929268836975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.416584312915802},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3652802109718323},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3619442582130432},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30447715520858765},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23196420073509216},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23097312450408936},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.22337493300437927},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.12384888529777527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0958818793296814},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.095618337392807},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09219598770141602},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07858732342720032}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474252","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1968801063","https://openalex.org/W1977463470","https://openalex.org/W1999085092","https://openalex.org/W2010795939","https://openalex.org/W2020003503","https://openalex.org/W2028802049","https://openalex.org/W2108598243","https://openalex.org/W2194775991","https://openalex.org/W2289252105","https://openalex.org/W2433248078","https://openalex.org/W2594135538","https://openalex.org/W2606722458","https://openalex.org/W2744754873","https://openalex.org/W2793776854","https://openalex.org/W2794288888","https://openalex.org/W2802093518","https://openalex.org/W2886710919","https://openalex.org/W2920866490","https://openalex.org/W2921351161","https://openalex.org/W2940597777","https://openalex.org/W2940862705","https://openalex.org/W2953212265","https://openalex.org/W2955425717","https://openalex.org/W2963125010","https://openalex.org/W2963163009","https://openalex.org/W2979577066","https://openalex.org/W2981719964","https://openalex.org/W2998732502","https://openalex.org/W3016147292","https://openalex.org/W6762718338"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W2161286015","https://openalex.org/W2150909864","https://openalex.org/W3146763006","https://openalex.org/W4382618825","https://openalex.org/W4211178602","https://openalex.org/W4386903460","https://openalex.org/W2924367614","https://openalex.org/W2094308961","https://openalex.org/W1992487929"],"abstract_inverted_index":{"The":[0],"popularity":[1],"of":[2,26,105,181],"Deep":[3],"Neural":[4],"Networks":[5],"(DNNs)":[6],"has":[7],"led":[8],"to":[9,33,84,108,139,151],"many":[10],"DNN":[11,71,79,106,162,174,184],"accelerator":[12,110],"architectures,":[13],"which":[14],"typically":[15],"focus":[16],"on":[17,31,137,141,173],"the":[18,27,109,146,156,179],"on-chip":[19],"storage":[20],"and":[21,46,88,111,118],"computation":[22,107],"costs.":[23],"However,":[24],"much":[25],"energy":[28,52,126,157],"is":[29],"spent":[30],"accesses":[32],"off-chip":[34,96],"DRAM":[35,68,117],"memory.":[36],"While":[37],"emerging":[38,90,120],"resistive":[39],"memory":[40],"technologies":[41],"such":[42,58],"as":[43,59],"MRAM,":[44],"PCM,":[45],"RRAM":[47],"can":[48,81,92,123],"potentially":[49],"reduce":[50,124],"this":[51,74],"component,":[53],"they":[54],"suffer":[55],"from":[56,65,135,148],"drawbacks":[57],"low":[60],"endurance":[61,147],"that":[62,100,177],"prevent":[63],"them":[64],"being":[66],"a":[67,113,128,132,153,167,182],"replacement":[69],"in":[70],"applications.":[72],"In":[73],"paper,":[75],"we":[76,122,164],"examine":[77],"how":[78,89],"accelerators":[80],"be":[82,93],"designed":[83],"overcome":[85],"these":[86],"limitations":[87],"memories":[91],"used":[94],"for":[95,185],"storage.":[97],"We":[98],"demonstrate":[99],"through":[101],"(a)":[102],"careful":[103],"mapping":[104],"(b)":[112],"hybrid":[114],"setup":[115],"(both":[116],"an":[119],"memory),":[121],"inference":[125],"over":[127,152],"DRAM-only":[129],"design":[130],"by":[131],"factor":[133],"ranging":[134],"1.12\u00d7":[136],"EfficientNetB7":[138],"6.3\u00d7":[140],"ResNet-50,":[142],"while":[143],"also":[144,165],"increasing":[145],"2":[149],"weeks":[150],"decade.":[154],"As":[155],"benefits":[158],"vary":[159],"dramatically":[160],"across":[161],"models,":[163],"develop":[166],"simple":[168],"analytical":[169],"heuristic":[170],"solely":[171],"based":[172],"model":[175],"parameters":[176],"predicts":[178],"suitability":[180],"given":[183],"emerging-memory-based":[186],"accelerators.":[187]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}