{"id":"https://openalex.org/W3183816574","doi":"https://doi.org/10.23919/date51398.2021.9474213","title":"Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design","display_name":"Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3183816574","doi":"https://doi.org/10.23919/date51398.2021.9474213","mag":"3183816574"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474213","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088127989","display_name":"Hao-Yu Chi","orcid":"https://orcid.org/0000-0002-7719-0119"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hao-Yu Chi","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu City, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu City, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032347624","display_name":"Han-Chung Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Han-Chung Chang","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu City, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu City, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102413111","display_name":"Chih-Hsin Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsin Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jungli City, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jungli City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Liu","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu City, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu City, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111925764","display_name":"Jing-Yang Jou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Yang Jou","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jungli City, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jungli City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5088127989"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.6065,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.66942469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1218","last_page":"1223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7778105735778809},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7000305652618408},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6422606706619263},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5919593572616577},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5787544250488281},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.5182011723518372},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.46367406845092773},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4534277617931366},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4529303014278412},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.43890073895454407},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4280734658241272},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.41051509976387024},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37833189964294434},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.28654229640960693},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1974661946296692},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19014722108840942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1807757019996643},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.15088611841201782},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1395569145679474},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08344560861587524},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.06004098057746887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.05733802914619446}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7778105735778809},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7000305652618408},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6422606706619263},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5919593572616577},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5787544250488281},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.5182011723518372},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.46367406845092773},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4534277617931366},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4529303014278412},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.43890073895454407},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4280734658241272},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.41051509976387024},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37833189964294434},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.28654229640960693},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1974661946296692},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19014722108840942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1807757019996643},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.15088611841201782},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1395569145679474},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08344560861587524},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.06004098057746887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.05733802914619446},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474213","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1980984060","https://openalex.org/W1993164156","https://openalex.org/W1993763736","https://openalex.org/W2041867638","https://openalex.org/W2067870394","https://openalex.org/W2108229403","https://openalex.org/W2109628924","https://openalex.org/W2125831674","https://openalex.org/W2129951679","https://openalex.org/W2141019759","https://openalex.org/W2154462472","https://openalex.org/W2169082930","https://openalex.org/W2332691800","https://openalex.org/W2763688168","https://openalex.org/W2808261674","https://openalex.org/W2997772208","https://openalex.org/W3008589898","https://openalex.org/W3080284064","https://openalex.org/W6772794794"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2595178692","https://openalex.org/W1873584906","https://openalex.org/W2044122268","https://openalex.org/W1999442455","https://openalex.org/W2045697850","https://openalex.org/W2376726667","https://openalex.org/W2967219744","https://openalex.org/W2155675690","https://openalex.org/W3183816574"],"abstract_inverted_index":{"Analog":[0],"layout":[1,62,87,98,134,157,189],"is":[2,115,137,175],"often":[3],"considered":[4],"as":[5],"a":[6,103,110,141],"difficult":[7],"task":[8],"because":[9],"many":[10,21],"layout-dependent":[11],"effects":[12],"will":[13],"impact":[14],"final":[15,77,156,188],"circuit":[16,192],"performance.":[17,193],"In":[18,79],"the":[19,41,47,56,61,76,94,126,131,145,151,160,163,169,172,179,187],"literature,":[20],"automation":[22],"techniques":[23,59],"have":[24],"been":[25],"proposed":[26,83,173],"for":[27,89],"analog":[28,90],"placement":[29,58,108,146],"and":[30,50,147,155,191],"routing":[31,68,105,113,122,148,182],"respectively.":[32],"However,":[33],"very":[34],"few":[35],"works":[36],"are":[37],"able":[38,176],"to":[39,45,75,92,118,139,149,177],"consider":[40],"two":[42],"steps":[43],"simultaneously":[44],"obtain":[46],"best":[48],"performance":[49,95],"cost":[51],"after":[52],"layout.":[53,78],"Most":[54],"of":[55,101,125,162,181],"routing-aware":[57],"optimize":[60],"results":[63],"based":[64],"on":[65,144],"an":[66,84,120],"assumed":[67],"result,":[69],"which":[70],"may":[71],"be":[72],"quite":[73],"different":[74],"this":[80],"work,":[81],"we":[82],"automatic":[85],"two-step":[86],"methodology":[88,174],"circuits":[91],"alleviate":[93],"loss":[96],"during":[97,107],"process.":[99],"Instead":[100],"using":[102],"rough":[104],"prediction":[106],"stage,":[109],"crossing-aware":[111],"global":[112],"technique":[114,136],"first":[116],"performed":[117],"provide":[119],"accurate":[121],"resource":[123,183],"estimation":[124,154,184],"given":[127,164],"compact":[128],"placement.":[129,165],"Then,":[130],"improved":[132],"CDL-based":[133],"migration":[135],"adopted":[138],"do":[140],"fast":[142],"adjustment":[143],"reduce":[150],"difference":[152],"between":[153],"while":[158],"keeping":[159],"optimality":[161],"As":[166],"shown":[167],"in":[168],"experimental":[170],"results,":[171],"improve":[178],"accuracy":[180],"thus":[185],"improving":[186],"quality":[190]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}