{"id":"https://openalex.org/W3186854691","doi":"https://doi.org/10.23919/date51398.2021.9474211","title":"System Level Verification of Phase-Locked Loop using Metamorphic Relations","display_name":"System Level Verification of Phase-Locked Loop using Metamorphic Relations","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3186854691","doi":"https://doi.org/10.23919/date51398.2021.9474211","mag":"3186854691"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474211","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115044986","display_name":"Muhammad Hassan","orcid":"https://orcid.org/0000-0002-4217-3079"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Muhammad Hassan","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111976990","display_name":"Daniel GroBe","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Daniel GroBe","raw_affiliation_strings":["Institute for Complex Systems, Johannes Kepler University, Linz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Complex Systems, Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1169,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74585968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1378","last_page":"1381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7522380352020264},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7320389747619629},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5322518348693848},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5161095857620239},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5025556087493896},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44406041502952576},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4152584373950958},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19027194380760193},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.11809191107749939},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0998644232749939}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7522380352020264},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7320389747619629},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5322518348693848},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5161095857620239},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5025556087493896},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44406041502952576},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4152584373950958},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19027194380760193},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.11809191107749939},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0998644232749939},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474211","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1500337659","https://openalex.org/W1546575095","https://openalex.org/W1988971963","https://openalex.org/W2009331843","https://openalex.org/W2157561706","https://openalex.org/W2158381251","https://openalex.org/W2294347919","https://openalex.org/W2324595780","https://openalex.org/W2476112607","https://openalex.org/W2545172316","https://openalex.org/W2616765985","https://openalex.org/W2782311202","https://openalex.org/W2799023737","https://openalex.org/W2905304474","https://openalex.org/W2945784709","https://openalex.org/W2981537073","https://openalex.org/W3128942930","https://openalex.org/W3150077363","https://openalex.org/W6629976000","https://openalex.org/W6632754609","https://openalex.org/W6683018154","https://openalex.org/W6728999575","https://openalex.org/W6790555966","https://openalex.org/W7073554479"],"related_works":["https://openalex.org/W2379533788","https://openalex.org/W2364925730","https://openalex.org/W2900763005","https://openalex.org/W2084166352","https://openalex.org/W2360796461","https://openalex.org/W2001372204","https://openalex.org/W2385928515","https://openalex.org/W2361957794","https://openalex.org/W2349883060","https://openalex.org/W1791396810"],"abstract_inverted_index":{"In":[0,73],"this":[1,59,74],"paper":[2],"we":[3,76,83,95,128],"build":[4],"on":[5],"Metamorphic":[6,107],"Testing":[7],"(MT),":[8],"a":[9,91,102,141],"verification":[10,46],"technique":[11],"which":[12,148],"has":[13,40],"been":[14,41],"employed":[15],"very":[16],"successfully":[17,43],"in":[18,144],"the":[19,34,45,53,65,115,119,124,145,151],"software":[20],"domain.":[21],"The":[22],"core":[23],"idea":[24],"is":[25,60],"to":[26,44,86,113],"uncover":[27],"bugs":[28],"by":[29],"relating":[30],"consecutive":[31],"executions":[32],"of":[33,47,104,155],"program":[35],"under":[36],"test.":[37],"Recently,":[38],"MT":[39,85,156],"applied":[42],"Radio":[48],"Frequency":[49],"(RF)":[50],"amplifiers":[51],"at":[52,118,123],"system":[54,125],"level":[55,121],"as":[56,64,134,136],"well.":[57],"However,":[58],"clearly":[61,149],"not":[62],"sufficient":[63],"true":[66],"complexity":[67],"stems":[68],"from":[69],"Analog/Mixed-Signal":[70],"(AMS)":[71],"systems.":[72,89],"paper,":[75],"go":[77],"beyond":[78],"pure":[79],"analog":[80],"systems,":[81],"i.e.":[82],"expand":[84],"verify":[87,114],"AMS":[88,93,158],"As":[90],"challenging":[92],"system,":[94],"consider":[96],"an":[97],"industrial":[98,146],"PLL.":[99],"We":[100,139],"devise":[101],"set":[103],"eight":[105],"generic":[106],"Relations":[108],"(MRs).":[109],"Theses":[110],"MRs":[111,131],"allow":[112],"PLL":[116,147],"behavioral":[117],"component":[120],"and":[122,153],"level.":[126],"Therefore,":[127],"have":[129],"created":[130],"considering":[132],"analog-to-digital":[133],"well":[135],"digital-to-digital":[137],"behavior.":[138],"found":[140],"critical":[142],"bug":[143],"demonstrates":[150],"quality":[152],"potential":[154],"for":[157],"verification.":[159]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}