{"id":"https://openalex.org/W3184410788","doi":"https://doi.org/10.23919/date51398.2021.9474194","title":"Leveraging Processor Modeling and Verification for General Hardware Modules","display_name":"Leveraging Processor Modeling and Verification for General Hardware Modules","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3184410788","doi":"https://doi.org/10.23919/date51398.2021.9474194","mag":"3184410788"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474194","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018506021","display_name":"Yue Xing","orcid":"https://orcid.org/0000-0001-7422-3352"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yue Xing","raw_affiliation_strings":["Princeton University, Princeton, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037399395","display_name":"Huaixi Lu","orcid":"https://orcid.org/0000-0002-3875-1761"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huaixi Lu","raw_affiliation_strings":["Princeton University, Princeton, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041231710","display_name":"Aarti Gupta","orcid":"https://orcid.org/0000-0001-6676-9400"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aarti Gupta","raw_affiliation_strings":["Princeton University, Princeton, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085975362","display_name":"Sharad Malik","orcid":"https://orcid.org/0000-0002-0837-5443"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sharad Malik","raw_affiliation_strings":["Princeton University, Princeton, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":2.0241,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86330074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1130","last_page":"1135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8857170343399048},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6808778047561646},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6607562303543091},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5627062320709229},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5556069016456604},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5467140674591064},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5019083023071289},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4949283003807068},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.48724880814552307},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.45106178522109985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38743001222610474},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.23530876636505127},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.11928585171699524}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8857170343399048},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6808778047561646},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6607562303543091},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5627062320709229},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5556069016456604},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5467140674591064},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5019083023071289},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4949283003807068},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.48724880814552307},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.45106178522109985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38743001222610474},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.23530876636505127},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.11928585171699524},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474194","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4943376207","display_name":"XPS: FULL: Hardware Software Abstractions: Addressing Specification and Verification Gaps in Accelerator-Oriented Parallelism","funder_award_id":"1628926","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W24139812","https://openalex.org/W617996372","https://openalex.org/W1492291048","https://openalex.org/W1741528175","https://openalex.org/W2004144979","https://openalex.org/W2019188908","https://openalex.org/W2035049641","https://openalex.org/W2099529102","https://openalex.org/W2104828833","https://openalex.org/W2132518374","https://openalex.org/W2147348835","https://openalex.org/W2151174323","https://openalex.org/W2156653660","https://openalex.org/W2159301149","https://openalex.org/W2163437659","https://openalex.org/W2340735175","https://openalex.org/W2932228771","https://openalex.org/W3139676231","https://openalex.org/W3150683616","https://openalex.org/W4233649229","https://openalex.org/W4238435901","https://openalex.org/W4239884176","https://openalex.org/W4248612157","https://openalex.org/W4288637392","https://openalex.org/W6629401501","https://openalex.org/W6637675132","https://openalex.org/W6675555037","https://openalex.org/W6820139873"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2153955347","https://openalex.org/W2118572231","https://openalex.org/W3036403349","https://openalex.org/W2106507440","https://openalex.org/W1928822090","https://openalex.org/W1563456403","https://openalex.org/W2535719568","https://openalex.org/W2105593427","https://openalex.org/W3023586562"],"abstract_inverted_index":{"For":[0],"processors,":[1],"an":[2,17,113],"instruction-set-architecture":[3],"(ISA)":[4],"provides":[5],"a":[6,74],"complete":[7,75],"functional":[8,78],"specification":[9,57,82],"that":[10],"can":[11],"be":[12],"used":[13],"to":[14,32,40,101],"formally":[15,41],"verify":[16,42],"implementation.":[18],"There":[19],"has":[20],"been":[21],"recent":[22],"work":[23],"in":[24,112,124],"specifying":[25],"accelerators":[26],"using":[27,38,84],"formal":[28,63],"instruction":[29],"sets,":[30],"referred":[31],"as":[33],"Instruction-Level":[34],"Abstractions":[35],"(ILAs),":[36],"and":[37,62,96,122],"them":[39],"their":[43,66],"implementations":[44],"by":[45,93],"leveraging":[46],"processor":[47],"verification":[48,64,118],"techniques.":[49],"In":[50],"this":[51,94,106],"paper,":[52],"we":[53],"generalize":[54],"ILAs":[55],"for":[56],"of":[58,65,73,77,105],"general":[59],"hardware":[60],"modules":[61,111],"RTL":[67],"implementations.":[68],"This":[69,117],"includes":[70],"automated":[71],"generation":[72],"set":[76],"(not":[79],"including":[80,108],"timing)":[81],"properties":[83],"the":[85,90,103,110],"ILA":[86],"instructions.":[87],"We":[88],"address":[89],"challenges":[91],"posed":[92],"generalization":[95],"provide":[97],"several":[98],"case":[99],"studies":[100],"demonstrate":[102],"applicability":[104],"technique,":[107],"all":[109],"open-source":[114],"8051":[115],"micro-controller.":[116],"identified":[119],"three":[120],"bugs":[121],"completed":[123],"reasonable":[125],"time.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}