{"id":"https://openalex.org/W3185489186","doi":"https://doi.org/10.23919/date51398.2021.9474114","title":"RISC-V for Real-time MCUs - Software Optimization and Microarchitectural Gap Analysis","display_name":"RISC-V for Real-time MCUs - Software Optimization and Microarchitectural Gap Analysis","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3185489186","doi":"https://doi.org/10.23919/date51398.2021.9474114","mag":"3185489186"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474114","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057338073","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-7231-9315"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Robert Balas","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057338073"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":2.7634,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90343957,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"874","last_page":"877"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.6909283995628357},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.6846431493759155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6473089456558228},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6058605313301086},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.521225094795227},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5007448196411133},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4731893539428711},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.46119168400764465},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.45963484048843384},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.42758649587631226},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.413513720035553},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4133099615573883},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3866252601146698},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3034731149673462},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2270943522453308}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.6909283995628357},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.6846431493759155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6473089456558228},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6058605313301086},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.521225094795227},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5007448196411133},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4731893539428711},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.46119168400764465},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.45963484048843384},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.42758649587631226},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.413513720035553},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4133099615573883},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3866252601146698},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3034731149673462},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2270943522453308},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date51398.2021.9474114","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/870444","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/870444","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1502225279","https://openalex.org/W2562276894","https://openalex.org/W2823298229","https://openalex.org/W2963255460","https://openalex.org/W3002170648","https://openalex.org/W6731058201"],"related_works":["https://openalex.org/W2461592146","https://openalex.org/W2314057185","https://openalex.org/W3021073074","https://openalex.org/W2400669289","https://openalex.org/W2388362035","https://openalex.org/W4319999977","https://openalex.org/W2305881264","https://openalex.org/W2393812640","https://openalex.org/W2951278577","https://openalex.org/W2602599056"],"abstract_inverted_index":{"Processors":[0],"using":[1],"the":[2,15,34,45,54,58,66,95,113,120,126,131,157,175,181],"RISC-VISA":[3,176],"are":[4],"finding":[5],"increasing":[6],"real":[7],"use":[8,21,65,106],"in":[9,14,23,125,130,153,162,174,180],"IoT":[10],"and":[11,49,74,104,109,119,128,145,169],"embedded":[12],"systems":[13],"MCU":[16],"segment.":[17],"However,":[18],"many":[19],"real-life":[20],"cases":[22],"this":[24,30],"segment":[25],"have":[26],"realtime":[27],"constraints.":[28],"In":[29],"paper":[31],"we":[32,64,101],"analyze":[33],"current":[35],"state":[36],"of":[37,57,91,107],"real-time":[38,79],"support":[39],"for":[40],"RISC-V":[41,97],"with":[42],"respect":[43],"to":[44,82,166,171,184],"ISA,":[46],"available":[47],"hardware":[48],"software":[50,92],"stack":[51],"focusing":[52],"on":[53,94,134,139],"RV32IMC":[55],"subset":[56],"ISA.":[59],"As":[60],"a":[61,76,84,89,135,140,154],"reference":[62],"point,":[63],"CV32E40P,":[67],"an":[68],"open-source":[69,78],"industrially":[70],"supported":[71],"RV32IMFC":[72],"core":[73],"FreeRTOS,":[75],"popular":[77],"operating":[80],"system,":[81],"do":[83],"baseline":[85],"characterization.":[86],"We":[87],"perform":[88],"series":[90],"optimizations":[93],"vanilla":[96],"FreeRTOS":[98],"port":[99],"where":[100],"also":[102],"explore":[103],"make":[105],"ISA":[108],"micro-architectural":[110],"features,":[111],"improving":[112],"context":[114],"switch":[115],"time":[116],"by":[117,123],"25%":[118],"interrupt":[121],"latency":[122],"33%":[124],"average":[127],"20%":[129],"worst-case":[132],"run":[133],"CV32E40P":[136],"when":[137],"evaluated":[138],"power":[141],"control":[142],"unit":[143],"firmware":[144],"synthetic":[146],"benchmarks.":[147],"This":[148],"improved":[149],"version":[150],"serves":[151],"then":[152],"comparison":[155],"against":[156],"ARM":[158],"Cortex-M":[159],"series,":[160],"which":[161],"turn":[163],"allows":[164],"us":[165],"highlight":[167],"gaps":[168],"challenges":[170],"be":[172],"tackled":[173],"as":[177,179],"well":[178],"hardware/software":[182],"ecosystem":[183],"achieve":[185],"competitive":[186],"maturity.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2021-08-02T00:00:00"}