{"id":"https://openalex.org/W3183138242","doi":"https://doi.org/10.23919/date51398.2021.9474102","title":"Library-free Structure Recognition for Analog Circuits","display_name":"Library-free Structure Recognition for Analog Circuits","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3183138242","doi":"https://doi.org/10.23919/date51398.2021.9474102","mag":"3183138242"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474102","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027815240","display_name":"Maximilian Neuner","orcid":"https://orcid.org/0000-0003-3216-4969"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Maximilian Neuner","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059760638","display_name":"Inga Abel","orcid":"https://orcid.org/0000-0002-9996-4162"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Inga Abel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5033163680","display_name":"Helmut Graeb","orcid":"https://orcid.org/0000-0002-7626-1958"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Helmut Graeb","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3402,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78319783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1366","last_page":"1371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7330127358436584},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6483250260353088},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6265605092048645},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5854125022888184},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5272927284240723},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46699726581573486},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3703984022140503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2906298041343689},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17415118217468262},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1150648295879364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10694882273674011}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7330127358436584},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6483250260353088},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6265605092048645},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5854125022888184},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5272927284240723},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46699726581573486},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3703984022140503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2906298041343689},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17415118217468262},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1150648295879364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10694882273674011},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474102","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/11"}],"awards":[{"id":"https://openalex.org/G7640501285","display_name":null,"funder_award_id":"GR 1190/6-1","funder_id":"https://openalex.org/F4320308022","funder_display_name":"California Department of Fish and Game"}],"funders":[{"id":"https://openalex.org/F4320308022","display_name":"California Department of Fish and Game","ror":"https://ror.org/02v6w2r95"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1965484872","https://openalex.org/W2017718709","https://openalex.org/W2058996914","https://openalex.org/W2094934765","https://openalex.org/W2114912418","https://openalex.org/W2116235542","https://openalex.org/W2121456807","https://openalex.org/W2158305111","https://openalex.org/W2171009546","https://openalex.org/W2381518922","https://openalex.org/W3035917840","https://openalex.org/W3036312847","https://openalex.org/W3144197728","https://openalex.org/W4236195134","https://openalex.org/W6684772669","https://openalex.org/W6779758571","https://openalex.org/W6780306773"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W2725786787","https://openalex.org/W1590965489","https://openalex.org/W1875930651"],"abstract_inverted_index":{"Extracting":[0],"structural":[1],"information":[2],"of":[3,10,39,50,115],"a":[4,22,34,57,69,74,93],"design":[5],"is":[6,42],"one":[7,127],"crucial":[8],"aspect":[9],"many":[11],"circuit":[12,71],"verification":[13],"and":[14,48,171],"synthesis":[15],"methods.":[16],"State-of-the-art":[17],"structure":[18,94],"recognition":[19,64,95],"methods":[20],"use":[21],"predefined":[23],"building":[24,31,82,112],"block":[25,113,123],"library":[26,149],"to":[27,60,67,91,106,126,141,155],"identify":[28,68,156],"the":[29,37,45,51,63,110,116,139,147,151,161],"basic":[30,143],"blocks":[32,83,102,108],"in":[33,73],"circuit.":[35],"However,":[36],"capability":[38],"these":[40],"algorithms":[41],"limited":[43],"by":[44,84,137,150],"scope,":[46],"correctness":[47],"completeness":[49],"provided":[52],"library.":[53],"This":[54],"paper":[55],"presents":[56],"new":[58],"method":[59,140],"automatically":[61],"generate":[62],"rules":[65],"required":[66,154],"given":[70,117],"topology":[72,118,129,158],"large":[75],"design.":[76],"Device":[77],"pairs":[78],"are":[79,103,176],"grouped":[80],"into":[81],"analyzing":[85],"their":[86,89],"characteristics,":[87],"e.g.,":[88,131],"connectivity,":[90],"enable":[92],"as":[96,98],"unambiguous":[97],"possible.":[99],"The":[100],"resulting":[101],"consecutively":[104],"assembled":[105],"larger":[107],"until":[109],"full":[111],"description":[114],"has":[119],"been":[120],"established.":[121],"Building":[122],"libraries":[124],"dedicated":[125],"specific":[128],"type,":[130],"operational":[132],"amplifiers,":[133],"can":[134],"be":[135],"obtained":[136],"applying":[138],"its":[142,157],"version,":[144],"subsequently":[145],"extending":[146],"generated":[148],"additional":[152],"elements":[153],"variants":[159],"using":[160],"presented":[162],"method.":[163],"Experimental":[164],"results":[165],"for":[166],"six":[167],"folded":[168],"cascode":[169],"amplifier":[170],"five":[172],"level":[173],"shifter":[174],"topologies":[175],"given.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}