{"id":"https://openalex.org/W3185870575","doi":"https://doi.org/10.23919/date51398.2021.9474014","title":"Process-Portable and Programmable Layout Generation of Digital Circuits in Advanced DRAM Technologies","display_name":"Process-Portable and Programmable Layout Generation of Digital Circuits in Advanced DRAM Technologies","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3185870575","doi":"https://doi.org/10.23919/date51398.2021.9474014","mag":"3185870575"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474014","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037421705","display_name":"Youngbog Yoon","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Youngbog Yoon","raw_affiliation_strings":["DRAM Design Team, SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Design Team, SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088103365","display_name":"Daeyong Han","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daeyong Han","raw_affiliation_strings":["DRAM Design Team, SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Design Team, SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055565550","display_name":"Shinho Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shinho Chu","raw_affiliation_strings":["DRAM Design Team, SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Design Team, SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100330714","display_name":"Sangho Lee","orcid":"https://orcid.org/0000-0002-6817-5339"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangho Lee","raw_affiliation_strings":["DRAM Design Team, SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Design Team, SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056788062","display_name":"Jaeduk Han","orcid":"https://orcid.org/0000-0002-2292-7670"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeduk Han","raw_affiliation_strings":["Electronic Engineering, Hanyang University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering, Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108654365","display_name":"Junhyun Chun","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Junhyun Chun","raw_affiliation_strings":["DRAM Design Team, SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Design Team, SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5037421705"],"corresponding_institution_ids":["https://openalex.org/I134353371"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42138755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"721","last_page":"722"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8061239123344421},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6918016076087952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6827071905136108},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.6279988884925842},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.6087543964385986},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.577284038066864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5371378660202026},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5108479857444763},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5041278600692749},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.45933759212493896},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4515036344528198},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.43743789196014404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3927984833717346},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.37472569942474365},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3474564552307129},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22413507103919983},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.1857539713382721},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10719415545463562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09833228588104248}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8061239123344421},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6918016076087952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6827071905136108},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.6279988884925842},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.6087543964385986},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.577284038066864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5371378660202026},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5108479857444763},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5041278600692749},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.45933759212493896},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4515036344528198},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.43743789196014404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3927984833717346},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.37472569942474365},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3474564552307129},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22413507103919983},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.1857539713382721},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10719415545463562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09833228588104248},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474014","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2028819927","https://openalex.org/W2801370963","https://openalex.org/W4236728296","https://openalex.org/W4243638536","https://openalex.org/W6657984433","https://openalex.org/W6750976268"],"related_works":["https://openalex.org/W2044122268","https://openalex.org/W1605062719","https://openalex.org/W2595178692","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W1873584906","https://openalex.org/W2102933388","https://openalex.org/W1964352816","https://openalex.org/W162881505","https://openalex.org/W2967850598"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,88],"physical":[4],"layout":[5,27,93],"design":[6,32,79,90,98],"methodology":[7,24],"that":[8],"produces":[9],"DRC-clean,":[10],"area-efficient,":[11],"and":[12,42,60,71],"programmable":[13,61],"layouts":[14,83],"of":[15,81],"digital":[16,82],"circuits":[17],"in":[18],"advanced":[19],"DRAM":[20],"processes.":[21],"The":[22,74],"proposed":[23,75],"automates":[25],"the":[26,69,78,97],"generation":[28],"process":[29],"to":[30,56,67,87],"enhance":[31,68],"productivity,":[33],"while":[34],"still":[35],"providing":[36],"rich":[37],"customization":[38],"for":[39],"efficient":[40],"area":[41,70],"routing":[43,72],"resource":[44],"utilizations.":[45],"Process-specific":[46],"parameterized":[47],"cells":[48],"(PCells)":[49],"are":[50,65],"combined":[51],"with":[52,91],"process-independent":[53],"place-and-route":[54],"functions":[55],"automatically":[57],"generate":[58],"area-efficient":[59],"layouts.":[62],"Routing":[63],"grids":[64],"optimized":[66],"efficiency.":[73],"method":[76],"reduced":[77],"time":[80],"by":[84],"80%":[85],"compared":[86],"manual":[89],"high":[92],"qualities,":[94],"significantly":[95],"enhancing":[96],"productivity.":[99]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}