{"id":"https://openalex.org/W3183482677","doi":"https://doi.org/10.23919/date51398.2021.9474005","title":"Generating Layouts of Standard Cells by Implicit Learning on Design Rules for Advanced Processes","display_name":"Generating Layouts of Standard Cells by Implicit Learning on Design Rules for Advanced Processes","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3183482677","doi":"https://doi.org/10.23919/date51398.2021.9474005","mag":"3183482677"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9474005","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045456913","display_name":"Aaron C.-W. Liang","orcid":"https://orcid.org/0000-0002-8237-0878"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aaron C.-W. Liang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110777122","display_name":"Hsuan\u2010Ming Huang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hsuan-Ming Huang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5100682308","display_name":"Charles H.\u2010P. Wen","orcid":"https://orcid.org/0000-0003-4623-9941"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Charles H.-P. Wen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6867101192474365},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5704979300498962},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5637012124061584},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5573691129684448},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5461845993995667},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.47619736194610596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34289979934692383},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32847410440444946},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3281680941581726},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32755613327026367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18136343359947205},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1474972665309906},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.13931584358215332}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6867101192474365},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5704979300498962},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5637012124061584},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5573691129684448},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5461845993995667},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.47619736194610596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34289979934692383},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32847410440444946},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3281680941581726},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32755613327026367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18136343359947205},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1474972665309906},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.13931584358215332},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9474005","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9474005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6800000071525574,"display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G5502119618","display_name":null,"funder_award_id":"MOST109-2221-E-009-141","funder_id":"https://openalex.org/F4320322108","funder_display_name":"Ministry of Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2009815534","https://openalex.org/W2051145782","https://openalex.org/W2347098851","https://openalex.org/W2742220040","https://openalex.org/W2772390328","https://openalex.org/W2790462691","https://openalex.org/W2946290290","https://openalex.org/W2997716136","https://openalex.org/W3013288889","https://openalex.org/W4246632657"],"related_works":["https://openalex.org/W1536570095","https://openalex.org/W1969896860","https://openalex.org/W3005892291","https://openalex.org/W3204394973","https://openalex.org/W68053931","https://openalex.org/W2232425551","https://openalex.org/W1602935914","https://openalex.org/W1981743511","https://openalex.org/W3156291593","https://openalex.org/W2007870429"],"abstract_inverted_index":{"For":[0],"the":[1,9,14,19,45,49,55,59,66],"advanced":[2,163],"process":[3,120],"technologies":[4],"(e.g,":[5],"finFET":[6],"with":[7],"EUV),":[8],"design":[10],"rules":[11],"(DRs)":[12],"are":[13],"most":[15,37],"challenging":[16],"issue":[17],"to":[18,69],"generation":[20,103],"of":[21,38,63,95,150,154,162],"cell":[22,34,110],"layouts":[23,153],"and":[24,52,61,84,97,123],"all":[25,127],"DR":[26,128],"violations":[27,129],"must":[28],"be":[29],"solved":[30],"in":[31,72,117],"a":[32,118,142],"legal":[33,109,152],"layout.":[35],"However,":[36],"previous":[39],"works":[40],"apply":[41],"explicit":[42],"encoding":[43],"on":[44,58,130,160],"selected":[46],"DRs":[47,64,161],"into":[48],"routing":[50],"engine":[51],"cannot":[53],"accommodate":[54],"rapid":[56],"growth":[57],"size":[60],"complexity":[62],"as":[65],"processes":[67],"continue":[68],"advance.":[70],"Therefore,":[71],"this":[73],"paper,":[74],"we":[75],"propose":[76],"two":[77,93],"implicit-learning":[78],"techniques,":[79],"(1)":[80],"experience-guidance":[81],"learning":[82,87,159],"(EGL)":[83],"(2)":[85],"constraint-driven":[86],"(CDL)":[88],"for":[89,106],"effectively":[90],"solving":[91],"such":[92],"problems":[94],"DRs,":[96],"meanwhile":[98],"develop":[99],"an":[100],"automatic":[101],"cell-layout":[102],"(ACLG)":[104],"framework":[105],"efficiently":[107],"generating":[108,151],"layouts.":[111],"The":[112],"experimental":[113],"results":[114],"show":[115],"that":[116],"finFET-EUV":[119],"[1],":[121],"EGL":[122],"CDL":[124],"successfully":[125],"reduce":[126],"eight":[131],"target":[132],"cells":[133,156],"where":[134],"each":[135],"case":[136],"takes":[137],"averagely":[138],"three":[139],"minutes.":[140],"As":[141],"result,":[143],"without":[144],"manual":[145],"effort,":[146],"ACLG":[147],"is":[148],"capable":[149],"standard":[155],"by":[157],"implicit":[158],"processes.":[164]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}