{"id":"https://openalex.org/W3186403298","doi":"https://doi.org/10.23919/date51398.2021.9473930","title":"Hardware Benchmarking of Round 2 Candidates in the NIST Lightweight Cryptography Standardization Process","display_name":"Hardware Benchmarking of Round 2 Candidates in the NIST Lightweight Cryptography Standardization Process","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3186403298","doi":"https://doi.org/10.23919/date51398.2021.9473930","mag":"3186403298"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9473930","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091649191","display_name":"Kamyar Mohajerani","orcid":"https://orcid.org/0000-0003-1264-7197"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kamyar Mohajerani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014091066","display_name":"Richard Haeussler","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Haeussler","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064280287","display_name":"Rishub Nagpal","orcid":"https://orcid.org/0000-0003-2756-2065"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rishub Nagpal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011989344","display_name":"Farnoud Farahmand","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farnoud Farahmand","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056522593","display_name":"Abubakr Abdulgadir","orcid":"https://orcid.org/0009-0005-8032-6012"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abubakr Abdulgadir","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039598410","display_name":"Jens-Peter Kaps","orcid":"https://orcid.org/0000-0002-7036-6433"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jens-Peter Kaps","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004924763","display_name":"Kris Gaj","orcid":"https://orcid.org/0000-0002-5050-8748"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kris Gaj","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5091649191"],"corresponding_institution_ids":["https://openalex.org/I162714631"],"apc_list":null,"apc_paid":null,"fwci":2.7506,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90598463,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"164","last_page":"169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9449999928474426,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9430999755859375,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.846360445022583},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.7864247560501099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7715128064155579},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7056592702865601},{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.5464991927146912},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5372180342674255},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5357450842857361},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5317909121513367},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46922263503074646},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4418849050998688},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3559412360191345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3332478404045105},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14286482334136963},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.11366283893585205},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08527517318725586}],"concepts":[{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.846360445022583},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.7864247560501099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7715128064155579},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7056592702865601},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.5464991927146912},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5372180342674255},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5357450842857361},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5317909121513367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46922263503074646},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4418849050998688},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3559412360191345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3332478404045105},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14286482334136963},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.11366283893585205},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08527517318725586},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9473930","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2170388915","https://openalex.org/W2785626603","https://openalex.org/W2786065970","https://openalex.org/W2971238849","https://openalex.org/W3081832642","https://openalex.org/W3097906587","https://openalex.org/W6766972839"],"related_works":["https://openalex.org/W4238897586","https://openalex.org/W435179959","https://openalex.org/W2619091065","https://openalex.org/W2341842940","https://openalex.org/W878150521","https://openalex.org/W1490753184","https://openalex.org/W2284465472","https://openalex.org/W2291782699","https://openalex.org/W1993948687","https://openalex.org/W1607633581"],"abstract_inverted_index":{"Twenty":[0],"five":[1],"Round":[2],"2":[3],"candidates":[4],"in":[5,15,33,68,161],"the":[6,22,28,60,65,105,115,148,162,172,185],"NIST":[7],"Lightweight":[8],"Cryptography":[9],"(LWC)":[10],"process":[11,187],"have":[12,35,77],"been":[13,36,78],"implemented":[14],"hardware":[16,39,61],"by":[17,126,196],"groups":[18],"from":[19,91],"all":[20,86,176],"over":[21],"world.":[23],"All":[24],"implementations":[25,87],"compliant":[26],"with":[27,59,88],"LWC":[29,45],"Hardware":[30],"API,":[31],"proposed":[32],"2019,":[34],"submitted":[37],"for":[38,54,151],"benchmarking":[40,46],"to":[41,166,183],"George":[42],"Mason":[43],"University's":[44],"team.":[47],"The":[48,83,136,157],"received":[49],"submissions":[50],"were":[51,124,142,159],"first":[52],"verified":[53],"correct":[55],"functionality":[56],"and":[57,97,109,121,134,139,154,169,192],"compliance":[58],"API's":[62],"specification.":[63],"Then,":[64],"execution":[66],"times":[67],"clock":[69,107],"cycles,":[70],"as":[71,114,131,188,190],"a":[72],"function":[73],"of":[74,85,104,117,147,164,175],"input":[75],"sizes,":[76],"determined":[79],"using":[80],"behavioral":[81],"simulation.":[82],"compatibility":[84],"FPGA":[89],"toolsets":[90],"three":[92],"major":[93],"vendors,":[94],"Xilinx,":[95],"Intel,":[96],"Lattice":[98],"Semiconductor":[99],"was":[100,181],"verified.":[101],"Optimized":[102],"values":[103,146],"maximum":[106],"frequency":[108],"resource":[110],"utilization":[111],"metrics,":[112],"such":[113,130],"number":[116],"look-up":[118],"tables":[119],"(LUTs)":[120],"flip-flops":[122],"(FFs),":[123],"obtained":[125],"running":[127],"optimization":[128],"tools,":[129],"Minerva,":[132],"ATHENa,":[133],"Xeda.":[135],"raw":[137],"post-place":[138],"route":[140],"results":[141,158,193],"then":[143],"converted":[144],"into":[145],"corresponding":[149],"throughputs":[150],"long,":[152],"medium-size,":[153],"short":[155],"inputs.":[156],"presented":[160],"form":[163],"easy":[165],"interpret":[167],"graphs":[168],"tables,":[170],"demonstrating":[171],"relative":[173],"performance":[174],"investigated":[177],"algorithms.":[178],"An":[179],"effort":[180],"made":[182],"make":[184],"entire":[186],"transparent":[189],"possible":[191],"easily":[194],"reproducible":[195],"other":[197],"groups.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
