{"id":"https://openalex.org/W3184429126","doi":"https://doi.org/10.23919/date51398.2021.9473925","title":"Analyzing Memory Interference of FPGA Accelerators on Multicore Hosts in Heterogeneous Reconfigurable SoCs","display_name":"Analyzing Memory Interference of FPGA Accelerators on Multicore Hosts in Heterogeneous Reconfigurable SoCs","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3184429126","doi":"https://doi.org/10.23919/date51398.2021.9473925","mag":"3184429126"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9473925","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/20.500.11850/499528","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044839104","display_name":"Maxim Mattheeuws","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Maxim Mattheeuws","raw_affiliation_strings":["IIS at D-ITET, ETH, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IIS at D-ITET, ETH, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035314320","display_name":"Bj\u00f6rn Forsberg","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Bjorn Forsberg","raw_affiliation_strings":["IIS at D-ITET, ETH, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IIS at D-ITET, ETH, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051253991","display_name":"Andreas Kurth","orcid":"https://orcid.org/0000-0001-5613-9544"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Kurth","raw_affiliation_strings":["IIS at D-ITET, ETH, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IIS at D-ITET, ETH, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["IIS at D-ITET, ETH, Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IIS at D-ITET, ETH, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044839104"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.6908,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66014516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1152","last_page":"1155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8128618001937866},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7129183411598206},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6126736402511597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6010357141494751},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.4490724503993988},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.43649420142173767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3768121302127838},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37625443935394287},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08392292261123657},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08326008915901184}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8128618001937866},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7129183411598206},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6126736402511597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6010357141494751},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.4490724503993988},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.43649420142173767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3768121302127838},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37625443935394287},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08392292261123657},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08326008915901184}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.23919/date51398.2021.9473925","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/870400","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/870400","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/499528","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/499528","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2021 Design, Automation & Test in Europe (DATE 2021)","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"doi:10.3929/ethz-b-000499528","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000499528","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/499528","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/499528","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2021 Design, Automation & Test in Europe (DATE 2021)","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1488202922","https://openalex.org/W2002555321","https://openalex.org/W2122969894","https://openalex.org/W2128120785","https://openalex.org/W2149075075","https://openalex.org/W2153185479","https://openalex.org/W2771571505","https://openalex.org/W2972684831","https://openalex.org/W2996485093","https://openalex.org/W3000062206","https://openalex.org/W3011470274","https://openalex.org/W6629279738","https://openalex.org/W6682152478","https://openalex.org/W6768283603"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Reconfigurable":[0],"heterogeneous":[1,81],"systems-on-chips":[2],"(SoCs)":[3],"integrating":[4,133],"multiple":[5],"accelerators":[6,73],"are":[7],"cost-effective":[8],"and":[9,57,121,139],"feature":[10],"the":[11,34,65,76,88,97,144,154],"processing":[12],"power":[13],"required":[14],"for":[15,38,93,117,153],"complex":[16],"embedded":[17],"applications.":[18],"However,":[19],"to":[20,30,46,63,67,91,104,127,177],"enable":[21],"their":[22],"usage":[23],"in":[24,75,106],"real-time":[25],"settings,":[26],"it":[27],"is":[28],"crucial":[29],"control":[31],"interference":[32,66,114],"on":[33,84],"shared":[35],"main":[36],"memory":[37,48,113],"reliable":[39],"performance.":[40],"Interference":[41],"causes":[42],"performance":[43,94],"degradation":[44,95],"due":[45],"simultaneous":[47],"requests":[49],"by":[50,72],"components":[51],"such":[52],"as":[53],"CPUs,":[54],"caches,":[55],"accelerators,":[56],"DMAs.":[58],"We":[59,123],"propose":[60],"a":[61,118,128,134,140],"methodology":[62,126],"characterize":[64],"multicore":[68,135],"host":[69],"processors":[70],"caused":[71],"implemented":[74],"FPGA":[77],"fabric":[78],"of":[79,96,146,175,180],"reconfigurable":[80],"SoCs.":[82],"Based":[83],"it,":[85],"we":[86],"extend":[87],"roofline":[89],"model":[90,102],"account":[92],"computing":[98],"platform.":[99],"The":[100],"extended":[101],"allows":[103],"determine":[105],"an":[107,178],"efficient":[108],"way":[109],"at":[110],"which":[111],"point":[112],"becomes":[115],"critical":[116],"given":[119],"platform":[120],"workload.":[122],"apply":[124],"our":[125,147,149],"modern":[129],"Xilinx":[130],"UltraScale+":[131],"SoC":[132],"ARM":[136],"Cortex-A":[137],"CPU":[138],"Kintex-grade":[141],"FPGA.":[142],"To":[143],"best":[145],"knowledge,":[148],"results":[150],"experimentally":[151],"show":[152],"first":[155],"time":[156],"that":[157],"programs":[158],"with":[159,166],"intensities":[160],"below":[161],"5":[162],"flop/byte":[163],"-":[164,170],"workloads":[165],"low":[167],"cache":[168],"locality":[169],"can":[171],"suffer":[172],"from":[173],"slowdowns":[174],"up":[176],"order":[179],"magnitude.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2021-08-02T00:00:00"}