{"id":"https://openalex.org/W3184611608","doi":"https://doi.org/10.23919/date51398.2021.9473921","title":"Advances in Testing and Design-for-Test Solutions for M3D Integrated Circuits","display_name":"Advances in Testing and Design-for-Test Solutions for M3D Integrated Circuits","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3184611608","doi":"https://doi.org/10.23919/date51398.2021.9473921","mag":"3184611608"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9473921","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052051759","display_name":"Sanmitra Banerjee","orcid":"https://orcid.org/0000-0002-1136-9220"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanmitra Banerjee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090354528","display_name":"Arjun Chaudhuri","orcid":"https://orcid.org/0000-0001-9353-6397"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arjun Chaudhuri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026176966","display_name":"Shao-Chun Hung","orcid":"https://orcid.org/0000-0003-1125-6709"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shao-Chun Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":0.7082,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66967702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"152","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5530062913894653},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5152142643928528},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5141596794128418},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5093973278999329},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49799299240112305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49354445934295654},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.47885867953300476},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4644375443458557},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4368378818035126},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4253968298435211},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39354297518730164},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2715270519256592},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2249540388584137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20457208156585693},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.13572904467582703}],"concepts":[{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5530062913894653},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5152142643928528},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5141596794128418},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5093973278999329},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49799299240112305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49354445934295654},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.47885867953300476},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4644375443458557},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4368378818035126},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4253968298435211},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39354297518730164},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2715270519256592},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2249540388584137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20457208156585693},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.13572904467582703},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date51398.2021.9473921","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3401538483","display_name":null,"funder_award_id":"CCF-1908045","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1559886496","https://openalex.org/W1568407911","https://openalex.org/W1966348745","https://openalex.org/W1981823766","https://openalex.org/W1989826997","https://openalex.org/W1990828594","https://openalex.org/W1993116420","https://openalex.org/W1994791325","https://openalex.org/W2037102348","https://openalex.org/W2041464298","https://openalex.org/W2106433082","https://openalex.org/W2119691242","https://openalex.org/W2127622278","https://openalex.org/W2147029025","https://openalex.org/W2154695555","https://openalex.org/W2162544780","https://openalex.org/W2534859347","https://openalex.org/W2735555835","https://openalex.org/W2775005974","https://openalex.org/W2887659151","https://openalex.org/W2919641936","https://openalex.org/W2956827879","https://openalex.org/W2967569513","https://openalex.org/W3115397547","https://openalex.org/W3115913486","https://openalex.org/W4243644942","https://openalex.org/W4247286147","https://openalex.org/W6765670727","https://openalex.org/W6787562166","https://openalex.org/W6787978432"],"related_works":["https://openalex.org/W2131559056","https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W2767970036","https://openalex.org/W2009690023","https://openalex.org/W3215142653","https://openalex.org/W1487051936"],"abstract_inverted_index":{"Monolithic":[0],"3D":[1,16,120],"(M3D)":[2],"integration":[3,19,34],"has":[4],"the":[5,40,57,67,84,98,103,119],"potential":[6],"to":[7,14,49],"achieve":[8],"significantly":[9],"higher":[10],"device":[11],"density":[12,35],"compared":[13],"TSV-based":[15],"stacking.":[17],"Sequential":[18],"of":[20,39,59,100,105],"transistor":[21],"layers":[22],"enables":[23],"high-density":[24],"vertical":[25],"interconnects,":[26],"known":[27],"as":[28],"inter-layer":[29,41],"vias":[30],"(ILVs),":[31],"However,":[32],"high":[33],"and":[36,52,65,87,109],"aggressive":[37],"scaling":[38],"dielectric":[42],"make":[43],"M3D":[44],"integrated":[45],"circuits":[46],"especially":[47],"prone":[48],"process":[50],"variations":[51],"manufacturing":[53],"defects.":[54],"We":[55,71,96],"explore":[56],"impact":[58,99],"these":[60],"fabrication":[61],"imperfections":[62],"on":[63,102],"chip-performance":[64],"present":[66],"associated":[68],"test":[69,113],"challenges.":[70],"introduce":[72],"two":[73],"M3D-specific":[74],"design-for-test":[75],"solutions":[76,111],"-":[77],"a":[78,88],"low-cost":[79],"built-in":[80],"self-test":[81],"architecture":[82],"for":[83,93,112],"defect-prone":[85],"ILVs":[86],"tier-level":[89],"fault":[90,107],"localization":[91],"method":[92],"yield":[94],"learning.":[95],"describe":[97],"defects":[101],"efficiency":[104],"delay":[106],"testing":[108],"highlight":[110],"generation":[114],"under":[115],"constraints":[116],"imposed":[117],"by":[118],"power":[121],"distribution":[122],"network.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}