{"id":"https://openalex.org/W3186229401","doi":"https://doi.org/10.23919/date51398.2021.9473908","title":"Parametric Throughput Oriented Large Integer Multipliers for High Level Synthesis","display_name":"Parametric Throughput Oriented Large Integer Multipliers for High Level Synthesis","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3186229401","doi":"https://doi.org/10.23919/date51398.2021.9473908","mag":"3186229401"},"language":"en","primary_location":{"id":"doi:10.23919/date51398.2021.9473908","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11311/1208351","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045006433","display_name":"Emanuele Vitali","orcid":"https://orcid.org/0000-0001-8629-2099"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Emanuele Vitali","raw_affiliation_strings":["Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059293847","display_name":"Davide Gadioli","orcid":"https://orcid.org/0000-0002-0143-0737"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Gadioli","raw_affiliation_strings":["Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028565685","display_name":"Fabrizio Ferrandi","orcid":"https://orcid.org/0000-0003-0301-4419"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Ferrandi","raw_affiliation_strings":["Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045006433"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.1514,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76790786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7732643485069275},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6655997037887573},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6418598294258118},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5773685574531555},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4844481945037842},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47002315521240234},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.47002100944519043},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46075376868247986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4508053660392761},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.42704808712005615},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.42578965425491333},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35698720812797546},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.34424471855163574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25822678208351135},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2414671778678894},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11434254050254822}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7732643485069275},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6655997037887573},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6418598294258118},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5773685574531555},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4844481945037842},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47002315521240234},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.47002100944519043},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46075376868247986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4508053660392761},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.42704808712005615},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.42578965425491333},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35698720812797546},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.34424471855163574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25822678208351135},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2414671778678894},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11434254050254822},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date51398.2021.9473908","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date51398.2021.9473908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1208351","is_oa":true,"landing_page_url":"http://hdl.handle.net/11311/1208351","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/1208351","is_oa":true,"landing_page_url":"http://hdl.handle.net/11311/1208351","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1573769949","https://openalex.org/W1649758727","https://openalex.org/W1964031104","https://openalex.org/W2052435632","https://openalex.org/W2055817410","https://openalex.org/W2067222823","https://openalex.org/W2096070062","https://openalex.org/W2109161020","https://openalex.org/W2119010281","https://openalex.org/W2131524998","https://openalex.org/W2325373643","https://openalex.org/W2549584611","https://openalex.org/W2592527754","https://openalex.org/W2810426084","https://openalex.org/W6636949950","https://openalex.org/W6677465345"],"related_works":["https://openalex.org/W3093936885","https://openalex.org/W2994146737","https://openalex.org/W295308437","https://openalex.org/W2992046671","https://openalex.org/W3022794856","https://openalex.org/W2106539092","https://openalex.org/W4205300683","https://openalex.org/W334259611","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"The":[0,14,45,63],"multiplication":[1,41],"of":[2,16,59,76,80,100,109],"large":[3,39,98],"integers":[4,40],"represents":[5],"a":[6,30,73],"significant":[7],"computation":[8],"effort":[9],"in":[10,78],"some":[11,113],"cryptographic":[12],"techniques.":[13],"use":[15],"dedicated":[17],"hardware":[18,36],"is":[19,65],"an":[20],"appealing":[21],"solution":[22],"to":[23,32,54,66,71,88],"improve":[24],"performances":[25],"or":[26],"efficiency.":[27],"We":[28],"propose":[29],"methodology":[31],"generate":[33],"throughput":[34],"oriented":[35],"accelerators":[37],"for":[38],"leveraging":[42],"High-Level":[43],"Synthesis.":[44],"proposed":[46],"micro-architectural":[47],"template":[48],"combines":[49],"Karatsuba":[50],"and":[51,82,91,104],"Comba":[52],"algorithms":[53],"control":[55],"the":[56,60,68,97,101,106],"extra-functional":[57],"properties":[58],"generated":[61,102,107],"multiplier.":[62],"goal":[64],"enable":[67],"end":[69],"user":[70],"explore":[72],"wide":[74],"range":[75],"possibilities,":[77],"terms":[79],"performance":[81],"resource":[83],"utilization,":[84],"without":[85],"requiring":[86],"them":[87],"know":[89],"implementation":[90],"synthesis":[92],"details.":[93],"Experimental":[94],"results":[95],"show":[96],"flexibility":[99],"architectures":[103],"that":[105],"Pareto-set":[108],"multipliers":[110],"can":[111],"outperform":[112],"state-of-the-art":[114],"RTL":[115],"design.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}