{"id":"https://openalex.org/W3036228729","doi":"https://doi.org/10.23919/date48585.2020.9116563","title":"Saving Power by Converting Flip-Flop to 3-Phase Latch-Based Designs","display_name":"Saving Power by Converting Flip-Flop to 3-Phase Latch-Based Designs","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036228729","doi":"https://doi.org/10.23919/date48585.2020.9116563","mag":"3036228729"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116563","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061179075","display_name":"Huimei Cheng","orcid":"https://orcid.org/0000-0003-1762-7208"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huimei Cheng","raw_affiliation_strings":["University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100407749","display_name":"Xi Li","orcid":"https://orcid.org/0000-0003-0466-1933"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xi Li","raw_affiliation_strings":["University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043930964","display_name":"Yichen Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yichen Gu","raw_affiliation_strings":["University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter A. Beerel","raw_affiliation_strings":["University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.2254,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.32826929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"574","last_page":"579"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.7590185403823853},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6526325941085815},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5923348069190979},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5655410289764404},{"id":"https://openalex.org/keywords/master/slave","display_name":"Master/slave","score":0.47513630986213684},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.45739492774009705},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4502444267272949},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4296034574508667},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3855949342250824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3638802170753479},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3117065131664276},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2790636420249939},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23999914526939392},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21350735425949097},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12157520651817322},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10062411427497864}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.7590185403823853},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6526325941085815},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5923348069190979},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5655410289764404},{"id":"https://openalex.org/C20454292","wikidata":"https://www.wikidata.org/wiki/Q735523","display_name":"Master/slave","level":2,"score":0.47513630986213684},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.45739492774009705},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4502444267272949},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4296034574508667},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3855949342250824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3638802170753479},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3117065131664276},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2790636420249939},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23999914526939392},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21350735425949097},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12157520651817322},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10062411427497864},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116563","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1546526482","https://openalex.org/W1563755196","https://openalex.org/W1966733028","https://openalex.org/W2002100458","https://openalex.org/W2026531723","https://openalex.org/W2031970782","https://openalex.org/W2082421670","https://openalex.org/W2114132980","https://openalex.org/W2137541450","https://openalex.org/W2152406824","https://openalex.org/W2520723788","https://openalex.org/W2531311033","https://openalex.org/W2538566702","https://openalex.org/W2801200916","https://openalex.org/W2801776471","https://openalex.org/W2808295878","https://openalex.org/W2954124935","https://openalex.org/W3142628388","https://openalex.org/W4245410072","https://openalex.org/W6728426660","https://openalex.org/W6728651494","https://openalex.org/W6752578081","https://openalex.org/W6765049709"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W1872078991","https://openalex.org/W2024069812","https://openalex.org/W2025474644","https://openalex.org/W2733322820","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W3013601069"],"abstract_inverted_index":{"Latches":[0],"are":[1,10],"smaller":[2],"and":[3,9,45,62,71,81],"lower":[4],"power":[5,64],"than":[6],"flip-flops":[7],"(FFs)":[8],"typically":[11],"used":[12],"in":[13],"a":[14,66],"time-borrowing":[15],"master-slave":[16,82],"configuration.":[17],"This":[18],"paper":[19],"presents":[20],"an":[21,58],"automatic":[22],"flow":[23],"for":[24],"converting":[25],"arbitrarily-complex":[26],"single-clock-domain":[27],"FF-based":[28],"RTL":[29],"designs":[30,35,56],"to":[31,76],"efficient":[32],"3-phase":[33,54],"latch-based":[34,55],"with":[36],"reduced":[37],"number":[38],"of":[39,60,68],"required":[40],"latches,":[41],"saving":[42],"both":[43],"register":[44],"clock-tree":[46],"power.":[47],"Post":[48],"place-and-route":[49],"results":[50],"demonstrate":[51],"that":[52],"our":[53],"save":[57],"average":[59],"15.5%":[61],"18.5%":[63],"on":[65],"variety":[67],"ISCAS,":[69],"CEP,":[70],"CPU":[72],"benchmark":[73],"circuits,":[74],"compared":[75],"their":[77],"more":[78],"traditional":[79],"FF":[80],"based":[83],"alternatives.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}