{"id":"https://openalex.org/W3035788033","doi":"https://doi.org/10.23919/date48585.2020.9116550","title":"STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation","display_name":"STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3035788033","doi":"https://doi.org/10.23919/date48585.2020.9116550","mag":"3035788033"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116550","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051353676","display_name":"Mostafa Hadizadeh","orcid":"https://orcid.org/0000-0003-2847-6003"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mostafa Hadizadeh","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020862455","display_name":"Elham Cheshmikhani","orcid":"https://orcid.org/0000-0003-3737-683X"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Elham Cheshmikhani","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.9368,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.69171524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1484","last_page":"1489"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8088745474815369},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7945704460144043},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5424753427505493},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5365228056907654},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5327736139297485},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5133664011955261},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4477350115776062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.419243186712265},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3679853081703186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24517184495925903},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1935165524482727},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.16907775402069092},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.15347576141357422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8088745474815369},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7945704460144043},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5424753427505493},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5365228056907654},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5327736139297485},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5133664011955261},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4477350115776062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.419243186712265},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3679853081703186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24517184495925903},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1935165524482727},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.16907775402069092},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.15347576141357422},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116550","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1992330139","https://openalex.org/W2027476456","https://openalex.org/W2035918546","https://openalex.org/W2147926533","https://openalex.org/W2162639668","https://openalex.org/W2201220957","https://openalex.org/W2295387928","https://openalex.org/W2345117688","https://openalex.org/W2345834493","https://openalex.org/W2346532327","https://openalex.org/W2410803479","https://openalex.org/W2566162455","https://openalex.org/W2742694477","https://openalex.org/W2762314778","https://openalex.org/W2773498542","https://openalex.org/W2792644756","https://openalex.org/W2792929614","https://openalex.org/W2795359237","https://openalex.org/W2796678365","https://openalex.org/W2897902688","https://openalex.org/W2902485465","https://openalex.org/W2907199006","https://openalex.org/W2909245352","https://openalex.org/W2909818939","https://openalex.org/W2934817499","https://openalex.org/W2935559025","https://openalex.org/W2945399367","https://openalex.org/W2957872112","https://openalex.org/W2969767396","https://openalex.org/W3103848188","https://openalex.org/W3105586398","https://openalex.org/W6659671003","https://openalex.org/W6750289916","https://openalex.org/W6758176501","https://openalex.org/W6761413624"],"related_works":["https://openalex.org/W2081416538","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2140219379"],"abstract_inverted_index":{"Hybrid":[0],"Multi-Level":[1,169],"Cache":[2,171],"Architectures":[3],"(HCAs)":[4],"are":[5],"promising":[6,48],"solutions":[7],"for":[8,50,187,239],"the":[9,26,35,46,51,88,122,129,142,151,188,198,212,232,240],"growing":[10],"need":[11],"of":[12,45,54,57,91,124,132,154,197,219],"high-performance":[13],"and":[14,29,61,80,109,114,235],"cost-efficient":[15],"data":[16,155,190,213],"storage":[17,136],"systems.":[18],"HCAs":[19,55,133],"employ":[20],"a":[21,30,85,104,166],"high":[22,59],"endurable":[23],"memory":[24,237],"as":[25,34],"first-level":[27,52,130,199],"cache":[28,53,131,200,241],"Solid-State":[31],"Drive":[32],"(SSD)":[33],"second-level":[36],"cache.":[37],"Spin-Transfer":[38],"Torque":[39],"Magnetic":[40],"RAM":[41],"(STT-MRAM)":[42],"is":[43],"one":[44],"most":[47],"candidates":[49],"because":[56],"its":[58],"endurance":[60],"DRAM-comparable":[62],"performance":[63,225],"along":[64],"with":[65,70,223],"non-volatility.":[66],"However,":[67],"STT-MRAM":[68,92,167],"faces":[69],"three":[71],"major":[72],"reliability":[73,89,177],"challenges":[74,90],"named":[75],"Read":[76],"Disturbance,":[77],"Write":[78],"Failure,":[79],"Retention":[81],"Failure.":[82],"To":[83,97,161],"provide":[84],"reliable":[86],"HCA,":[87],"should":[93],"be":[94,146],"carefully":[95],"addressed.":[96],"this":[98,100,162],"end,":[99],"paper":[101],"first":[102],"makes":[103],"careful":[105],"distinction":[106],"between":[107],"clean":[108],"dirty":[110,189],"pages":[111,127,156],"to":[112,174,201],"classify":[113],"prioritize":[115],"their":[116,159],"different":[117],"vulnerabilities.":[118],"Then,":[119],"we":[120,164],"investigate":[121],"distribution":[123],"more":[125],"vulnerable":[126],"in":[128,231],"over":[134],"17":[135],"workloads.":[137],"Our":[138,206],"observations":[139],"show":[140,208],"that":[141,209],"protection":[143,152],"overhead":[144,226,238],"can":[145],"significantly":[147],"reduced":[148],"by":[149,178,216],"adjusting":[150],"level":[153],"based":[157],"on":[158,221],"vulnerability.":[160],"aim,":[163],"propose":[165],"Aware":[168],"I/O":[170],"Architecture":[172],"(STAIR)":[173],"improve":[175],"HCA":[176],"dynamically":[179],"generating":[180],"extra":[181,204],"strong":[182],"Error-":[183],"Correction":[184],"Codes":[185],"(ECCs)":[186],"pages.":[191],"STAIR":[192,210],"adaptively":[193],"allocates":[194],"under-utilized":[195],"parts":[196],"store":[202],"these":[203],"ECCs.":[205],"evaluations":[207],"decreases":[211],"loss":[214],"probability":[215],"five":[217],"orders":[218],"magnitude,":[220],"average,":[222],"negligible":[224],"(0.12%":[227],"hit":[228],"ratio":[229],"reduction":[230],"worst":[233],"case)":[234],"1.56%":[236],"controller.":[242]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}