{"id":"https://openalex.org/W3035954817","doi":"https://doi.org/10.23919/date48585.2020.9116534","title":"A Scalable Mixed Synthesis Framework for Heterogeneous Networks","display_name":"A Scalable Mixed Synthesis Framework for Heterogeneous Networks","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3035954817","doi":"https://doi.org/10.23919/date48585.2020.9116534","mag":"3035954817"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116534","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110692990","display_name":"Max Austin","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Max Austin","raw_affiliation_strings":["LNIS, University of Utah, Salt Lake City, Utah, USA"],"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015223583","display_name":"Scott Temple","orcid":"https://orcid.org/0000-0002-9977-5804"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Temple","raw_affiliation_strings":["LNIS, University of Utah, Salt Lake City, Utah, USA"],"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028824039","display_name":"Walter Lau Neto","orcid":"https://orcid.org/0000-0002-9349-4964"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Walter Lau Neto","raw_affiliation_strings":["LNIS, University of Utah, Salt Lake City, Utah, USA"],"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca Amaru","raw_affiliation_strings":["Synopsys Inc., Design Group, Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Design Group, Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["LNIS, University of Utah, Salt Lake City, Utah, USA"],"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["LNIS, University of Utah, Salt Lake City, Utah, USA"],"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5110692990"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.3082,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55965554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"670","last_page":"673"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.682000458240509},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6180118918418884},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6134876012802124},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.612821638584137},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5822697877883911},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5789917707443237},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5729342103004456},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.569471538066864},{"id":"https://openalex.org/keywords/hypergraph","display_name":"Hypergraph","score":0.5628812909126282},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4464709162712097},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4449964761734009},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.4392991065979004},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4362723231315613},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3680485188961029},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2810453176498413},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.28090909123420715},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19592469930648804},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17949458956718445}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.682000458240509},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6180118918418884},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6134876012802124},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.612821638584137},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5822697877883911},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5789917707443237},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5729342103004456},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.569471538066864},{"id":"https://openalex.org/C2781221856","wikidata":"https://www.wikidata.org/wiki/Q840247","display_name":"Hypergraph","level":2,"score":0.5628812909126282},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4464709162712097},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4449964761734009},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.4392991065979004},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4362723231315613},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3680485188961029},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2810453176498413},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28090909123420715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19592469930648804},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17949458956718445},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116534","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1776822698","https://openalex.org/W1984163270","https://openalex.org/W1995135231","https://openalex.org/W2056693747","https://openalex.org/W2078174680","https://openalex.org/W2129183345","https://openalex.org/W2140975144","https://openalex.org/W2346205343","https://openalex.org/W2800719180","https://openalex.org/W2963281828","https://openalex.org/W2963489471","https://openalex.org/W4299487805","https://openalex.org/W6750853391"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2766377030","https://openalex.org/W2170504327","https://openalex.org/W2326871975"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,17,36,81,129],"new":[3],"logic":[4,45],"synthesis":[5],"framework":[6,25],"which":[7,61],"produces":[8],"efficient":[9],"post-technology":[10],"mapped":[11],"results":[12,77],"on":[13,71],"heterogeneous":[14],"networks":[15],"containing":[16],"mix":[18],"of":[19,22,74,83],"different":[20,72],"types":[21,73],"logic.":[23,75],"This":[24],"accomplishes":[26],"this":[27],"by":[28,110],"breaking":[29],"down":[30],"the":[31,43],"circuit":[32],"into":[33],"sections":[34],"using":[35],"hypergraph":[37],"k-way":[38],"partitioner":[39],"and":[40,57,89,106,113],"then":[41],"determines":[42],"best-fit":[44],"representation":[46],"for":[47],"each":[48,69],"partition":[49],"between":[50],"two":[51],"Boolean":[52],"networks,":[53],"And-Inverter":[54],"Graphs":[55,59],"(AIG)":[56],"Majority-Inverter":[58],"(MIG),":[60],"have":[62],"been":[63],"shown":[64],"to":[65],"perform":[66],"better":[67],"over":[68,80,134],"other":[70],"Experimental":[76],"show":[78],"that":[79],"set":[82],"Open":[84],"Piton":[85],"Design":[86],"Benchmarks":[87],"(OPDB)":[88],"OpenCores":[90],"benchmarks,":[91],"our":[92],"proposed":[93],"methodology":[94],"outperforms":[95],"state-of-the-art":[96],"academic":[97],"tools":[98],"in":[99,132],"Area-Delay":[100],"Product":[101,104,108],"(ADP),":[102],"Power-Delay":[103],"(PDP),":[105],"Energy-Delay":[107],"(EDP)":[109],"5%,":[111],"2%,":[112],"15%":[114],"respectively":[115],"after":[116],"performing":[117],"Application":[118],"Specific":[119],"Integrated":[120],"Circuits":[121],"(ASIC)":[122],"technology":[123],"mapping":[124],"as":[125,127],"well":[126],"showing":[128],"54%":[130],"improvement":[131],"runtime":[133],"conventional":[135],"MIG":[136],"optimization.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}