{"id":"https://openalex.org/W3036140169","doi":"https://doi.org/10.23919/date48585.2020.9116531","title":"Binary Linear ECCs Optimized for Bit Inversion in Memories with Asymmetric Error Probabilities","display_name":"Binary Linear ECCs Optimized for Bit Inversion in Memories with Asymmetric Error Probabilities","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036140169","doi":"https://doi.org/10.23919/date48585.2020.9116531","mag":"3036140169"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116531","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://cea.hal.science/cea-03469725","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070545363","display_name":"Valentin Gherman","orcid":"https://orcid.org/0009-0008-8322-9906"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Valentin Gherman","raw_affiliation_strings":["Nano-INNOV, Gif sur Yvette, France"],"affiliations":[{"raw_affiliation_string":"Nano-INNOV, Gif sur Yvette, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047538474","display_name":"Samuel Evain","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Samuel Evain","raw_affiliation_strings":["Nano-INNOV, Gif sur Yvette, France"],"affiliations":[{"raw_affiliation_string":"Nano-INNOV, Gif sur Yvette, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053227652","display_name":"Bastien Giraud","orcid":"https://orcid.org/0000-0002-1183-6685"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bastien Giraud","raw_affiliation_strings":["CEA-Leti, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-Leti, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I2738703131"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070545363"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4714,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58888262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"298","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7118011713027954},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.57151859998703},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5464526414871216},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5405534505844116},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5096862316131592},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.46112769842147827},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.4594917893409729},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.44513097405433655},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4169774651527405},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4101274609565735},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3537274897098541},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2981652021408081},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21835345029830933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1980816125869751},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16519460082054138},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1649351716041565}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7118011713027954},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.57151859998703},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5464526414871216},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5405534505844116},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5096862316131592},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.46112769842147827},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.4594917893409729},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.44513097405433655},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4169774651527405},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4101274609565735},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3537274897098541},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2981652021408081},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21835345029830933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1980816125869751},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16519460082054138},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1649351716041565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date48585.2020.9116531","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:cea-03469725v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-03469725","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ieeexplore.ieee.org/xpl/conhome/9112295/proceeding","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:cea-03469725v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-03469725","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ieeexplore.ieee.org/xpl/conhome/9112295/proceeding","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W135280866","https://openalex.org/W1534925464","https://openalex.org/W1980073965","https://openalex.org/W2025474944","https://openalex.org/W2115553608","https://openalex.org/W2342204193","https://openalex.org/W2906802999","https://openalex.org/W6632090173"],"related_works":["https://openalex.org/W2162457113","https://openalex.org/W1528863892","https://openalex.org/W2007444174","https://openalex.org/W1528544434","https://openalex.org/W2138596439","https://openalex.org/W2543484774","https://openalex.org/W2152643014","https://openalex.org/W1489210541","https://openalex.org/W2000563648","https://openalex.org/W3141188004"],"abstract_inverted_index":{"Many":[0],"memory":[1,41,82],"types":[2],"are":[3,50],"asymmetric":[4,27,54],"with":[5,43,81],"respect":[6],"to":[7,75],"the":[8,37,40,64],"error":[9,28],"vulnerability":[10],"of":[11,39,66],"stored":[12,51],"0's":[13],"and":[14,20],"1's.":[15],"For":[16],"instance,":[17],"DRAM,":[18],"STT-MRAM":[19],"NAND":[21],"flash":[22],"memories":[23],"may":[24],"suffer":[25],"from":[26],"rates.":[29],"A":[30],"recently":[31],"proposed":[32,62],"error-protection":[33],"scheme":[34],"consists":[35],"in":[36,52,73],"inversion":[38],"words":[42],"too":[44],"many":[45],"vulnerable":[46],"values":[47],"before":[48],"they":[49],"an":[53],"memory.":[55],"In":[56],"this":[57],"paper,":[58],"a":[59],"method":[60],"is":[61],"for":[63],"optimization":[65],"systematic":[67],"binary":[68],"linear":[69],"block":[70],"error-correcting":[71],"codes":[72],"order":[74],"maximize":[76],"their":[77],"impact":[78],"when":[79],"combined":[80],"word":[83],"inversion.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-03T22:45:19.894376","created_date":"2025-10-10T00:00:00"}